{"id":"https://openalex.org/W2006232962","doi":"https://doi.org/10.1109/vlsic.2012.6243781","title":"A 3.14 um&lt;sup&gt;2&lt;/sup&gt; 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture","display_name":"A 3.14 um&lt;sup&gt;2&lt;/sup&gt; 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W2006232962","doi":"https://doi.org/10.1109/vlsic.2012.6243781","mag":"2006232962"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2012.6243781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113720176","display_name":"Shoun Matsunaga","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Shoun Matsunaga","raw_affiliation_strings":["Center for Spintronics Integrated Systems, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Center for Spintronics Integrated Systems, University of Tohoku, Sendai, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046409450","display_name":"S. Miura","orcid":"https://orcid.org/0000-0001-5603-3205"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Sadahiko Miura","raw_affiliation_strings":["NEC Corporation Limited, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Sendai, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035670867","display_name":"Hiroaki Honjou","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Honjou","raw_affiliation_strings":["NEC Corporation Limited, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Sendai, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Keizo Kinoshita","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Keizo Kinoshita","raw_affiliation_strings":["Center for Spintronics Integrated Systems, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Center for Spintronics Integrated Systems, University of Tohoku, Sendai, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012267283","display_name":"Shoji Ikeda","orcid":"https://orcid.org/0000-0002-3925-4089"},"institutions":[{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shoji Ikeda","raw_affiliation_strings":["Center for Spintronics Integrated Systems, Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Center for Spintronics Integrated Systems, Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I4210125833"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083722186","display_name":"Tetsuo Endoh","orcid":"https://orcid.org/0000-0002-5583-3283"},"institutions":[{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuo Endoh","raw_affiliation_strings":["Center for Spintronics Integrated Systems, Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Center for Spintronics Integrated Systems, Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I4210125833"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081983682","display_name":"Hideo Ohno","orcid":"https://orcid.org/0000-0001-9688-8259"},"institutions":[{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideo Ohno","raw_affiliation_strings":["Center for Spintronics Integrated Systems, Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Center for Spintronics Integrated Systems, Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I4210125833"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Hanyu","raw_affiliation_strings":["Center for Spintronics Integrated Systems, Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Center for Spintronics Integrated Systems, Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I4210125833"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5113720176"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.2698,"has_fulltext":false,"cited_by_count":81,"citation_normalized_percentile":{"value":0.95730825,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"44","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7583669424057007},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.655890703201294},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.6218705773353577},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5678883790969849},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5570150017738342},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5565318465232849},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5418137311935425},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5255129337310791},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4845108389854431},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.42370834946632385},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42235758900642395},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36064010858535767},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3547045886516571},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3341706693172455},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.30334532260894775},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22930052876472473},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12518540024757385},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09920141100883484},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07995098829269409},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.07893168926239014}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7583669424057007},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.655890703201294},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.6218705773353577},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5678883790969849},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5570150017738342},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5565318465232849},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5418137311935425},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5255129337310791},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4845108389854431},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42370834946632385},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42235758900642395},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36064010858535767},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3547045886516571},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3341706693172455},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.30334532260894775},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22930052876472473},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12518540024757385},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09920141100883484},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07995098829269409},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.07893168926239014},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2012.6243781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2087234896"],"related_works":["https://openalex.org/W2773448237","https://openalex.org/W2068933159","https://openalex.org/W2188598220","https://openalex.org/W2783549708","https://openalex.org/W2561621772","https://openalex.org/W2162271340","https://openalex.org/W2894040387","https://openalex.org/W3103005480","https://openalex.org/W2539500217","https://openalex.org/W2942190539"],"abstract_inverted_index":{"A":[0],"four-MOS-transistor/two-MTJ-device":[1],"(4T-2MTJ)":[2],"cell":[3,34,47,55,90],"circuit":[4,35,48],"is":[5],"proposed":[6],"and":[7,12,26,66,74,86],"fabricated":[8],"for":[9],"a":[10,13,22,27,32,37,52,63,67,84,87],"standby-power-free":[11],"high-density":[14],"fully":[15],"parallel":[16],"nonvolatile":[17,23,38],"TCAM.":[18],"By":[19],"optimally":[20],"merging":[21],"storage":[24],"function":[25,30],"comparison":[28,80],"logic":[29],"into":[31],"TCAM":[33,89],"with":[36,81],"logic-in-memory":[39],"structure,":[40],"the":[41,46,54],"transistor":[42],"counts":[43],"required":[44],"in":[45,79],"become":[49],"minimized.":[50],"As":[51],"result,":[53],"size":[56],"becomes":[57],"3.14um":[58],"<sup":[59],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[60],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[61],"under":[62],"90-nm":[64],"CMOS":[65],"100-nm":[68],"MTJ":[69],"technologies,":[70],"which":[71],"achieves":[72],"60%":[73],"86%":[75],"of":[76,83],"area":[77],"reduction":[78],"that":[82],"12T-SRAM-based":[85],"16T-SRAM-based":[88],"circuit,":[91],"respectively.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":15},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}