{"id":"https://openalex.org/W2154911566","doi":"https://doi.org/10.1109/vlsic.2012.6243765","title":"A 160-GHz receiver-based phase-locked loop in 65 nm CMOS technology","display_name":"A 160-GHz receiver-based phase-locked loop in 65 nm CMOS technology","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W2154911566","doi":"https://doi.org/10.1109/vlsic.2012.6243765","mag":"2154911566"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2012.6243765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042049354","display_name":"Wei\u2010Zen Chen","orcid":"https://orcid.org/0000-0003-2840-0754"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Wei-Zen Chen","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102132268","display_name":"Tai-You Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tai-You Lu","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100665411","display_name":"Yanting Wang","orcid":"https://orcid.org/0000-0002-0961-6958"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yan-Ting Wang","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002570801","display_name":"Jhong-Ting Jian","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jhong-Ting Jian","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041819844","display_name":"Yi-Hung Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Hung Yang","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101896195","display_name":"Guowei Huang","orcid":"https://orcid.org/0000-0002-7442-3722"},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Guo-Wei Huang","raw_affiliation_strings":["National Device Laboratory, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Device Laboratory, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030658377","display_name":"Wen-De Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-De Liu","raw_affiliation_strings":["National Device Laboratory, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Device Laboratory, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102160413","display_name":"Chih-Hua Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hua Hsiao","raw_affiliation_strings":["National Device Laboratory, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Device Laboratory, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075826891","display_name":"Shu\u2010Yu Lin","orcid":"https://orcid.org/0000-0003-3054-3332"},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Yu Lin","raw_affiliation_strings":["National Device Laboratory, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Device Laboratory, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043602796","display_name":"Jung Yen Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"funder","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jung Yen Liao","raw_affiliation_strings":["National Device Laboratory, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Device Laboratory, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5042049354"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62496572,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"12","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.790834903717041},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7678847312927246},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6240335702896118},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4610099196434021},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.45298418402671814},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.43589967489242554},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43581852316856384},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40525081753730774},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.39482811093330383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3675393760204315},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.34187576174736023},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3123476505279541},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21184563636779785}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.790834903717041},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7678847312927246},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6240335702896118},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4610099196434021},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.45298418402671814},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.43589967489242554},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43581852316856384},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40525081753730774},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.39482811093330383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3675393760204315},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.34187576174736023},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3123476505279541},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21184563636779785},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2012.6243765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1967574801","https://openalex.org/W1980301043","https://openalex.org/W2099622313","https://openalex.org/W2128361799","https://openalex.org/W6642069490"],"related_works":["https://openalex.org/W2474043983","https://openalex.org/W2566880546","https://openalex.org/W2078513307","https://openalex.org/W2544336511","https://openalex.org/W2353997301","https://openalex.org/W2144737022","https://openalex.org/W1978186604","https://openalex.org/W2354050524","https://openalex.org/W2976219355","https://openalex.org/W2124954209"],"abstract_inverted_index":{"A":[0],"160-GHz":[1],"receiver-based":[2],"PLL":[3],"with":[4],"tuning":[5],"range":[6],"from":[7,80],"156.4":[8],"GHz":[9,12],"to":[10],"159.2":[11],"is":[13,18,37,56,70],"presented.":[14],"Sub-THz":[15],"1/9":[16],"prescaler":[17],"replaced":[19],"by":[20,39],"a":[21,81],"3":[22,59],"<sup":[23,72],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[24,73],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rd</sup>":[25],"harmonic":[26],"mixer":[27],"incorporating":[28],"frequency":[29,32,47,53],"tripler":[30],"for":[31,45],"down":[33],"conversion.":[34],"Frequency":[35],"acquisition":[36],"assisted":[38],"received":[40],"signal":[41],"strength":[42],"indicator":[43],"(RSSI)":[44],"automatically":[46],"sweeping":[48],"and":[49],"fast":[50],"locking.":[51],"The":[52],"locking":[54],"time":[55],"less":[57],"than":[58],"\u00b5sec.":[60],"Fabricated":[61],"in":[62],"65":[63],"nm":[64],"CMOS":[65],"technology,":[66],"the":[67],"chip":[68,77],"size":[69],"0.92mm":[71],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[74],".":[75],"This":[76],"drains":[78],"24mW":[79],"1.2V":[82],"power":[83],"supply.":[84]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}