{"id":"https://openalex.org/W4240415763","doi":"https://doi.org/10.1109/vlsic.2012.6243759","title":"Foreword","display_name":"Foreword","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W4240415763","doi":"https://doi.org/10.1109/vlsic.2012.6243759"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2012.6243759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082643370","display_name":"A. Amerasekera","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ajith Amerasekera","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5070370721","display_name":"Makoto Nagata","orcid":"https://orcid.org/0000-0002-0625-9107"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Makoto Nagata","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.38790845,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.12380000203847885,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.12380000203847885,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.09080000221729279,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.053700000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.5814820528030396},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5755956768989563},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5530022382736206},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4616028666496277},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42827099561691284},{"id":"https://openalex.org/keywords/solid-state","display_name":"Solid-state","score":0.41559284925460815},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3662518858909607},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.3400358259677887},{"id":"https://openalex.org/keywords/engineering-ethics","display_name":"Engineering ethics","score":0.3384287357330322},{"id":"https://openalex.org/keywords/engineering-physics","display_name":"Engineering physics","score":0.2563175559043884}],"concepts":[{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.5814820528030396},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5755956768989563},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5530022382736206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4616028666496277},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42827099561691284},{"id":"https://openalex.org/C107814960","wikidata":"https://www.wikidata.org/wiki/Q611957","display_name":"Solid-state","level":2,"score":0.41559284925460815},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3662518858909607},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.3400358259677887},{"id":"https://openalex.org/C55587333","wikidata":"https://www.wikidata.org/wiki/Q1133029","display_name":"Engineering ethics","level":1,"score":0.3384287357330322},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.2563175559043884}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2012.6243759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W61292821","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W2998315020","https://openalex.org/W2104790384","https://openalex.org/W1976665945","https://openalex.org/W3016208414","https://openalex.org/W2056119973"],"abstract_inverted_index":{"The":[0],"Symposium":[1],"on":[2],"VLSI":[3],"Circuits":[4,11],"is":[5],"sponsored":[6],"by":[7],"the":[8,14,23],"IEEE":[9],"Solid-State":[10],"Society":[12,16],"and":[13,28],"Japan":[15],"of":[17,25,31],"Applied":[18],"Physics,":[19],"in":[20],"cooperation":[21],"with":[22],"Institute":[24],"Electronics,":[26],"Information":[27],"Communication":[29],"Engineers":[30],"Japan.":[32]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2022-05-12T00:00:00"}