{"id":"https://openalex.org/W2130331042","doi":"https://doi.org/10.1109/vlsi.design.2009.38","title":"Single Ended Static Random Access Memory for Low-Vdd, High-Speed Embedded Systems","display_name":"Single Ended Static Random Access Memory for Low-Vdd, High-Speed Embedded Systems","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2130331042","doi":"https://doi.org/10.1109/vlsi.design.2009.38","mag":"2130331042"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi.design.2009.38","pdf_url":null,"source":null,"license":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043774561","display_name":"Jawar Singh","orcid":"https://orcid.org/0000-0002-6351-9884"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jawar Singh","raw_affiliation_string":"Department of Computer Science, University of Bristol, Bristol#TAB#","raw_affiliation_strings":["Department of Computer Science, University of Bristol, Bristol#TAB#"]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081683515","display_name":"Jimson Mathew","orcid":"https://orcid.org/0000-0001-8247-9040"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jimson Mathew","raw_affiliation_string":"Department of Computer Science, University of Bristol, Bristol#TAB#","raw_affiliation_strings":["Department of Computer Science, University of Bristol, Bristol#TAB#"]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392","https://openalex.org/I2802090120"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saraju P. Mohanty","raw_affiliation_string":"Department of Computer Science and Engineering, University of North Texas, Denton, TX.","raw_affiliation_strings":["Department of Computer Science and Engineering, University of North Texas, Denton, TX."]},{"author_position":"last","author":{"id":"https://openalex.org/A5070343644","display_name":"Dhiraj K. Pradhan","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dhiraj K. Pradhan","raw_affiliation_string":"Department of Computer Science, University of Bristol, Bristol#TAB#","raw_affiliation_strings":["Department of Computer Science, University of Bristol, Bristol#TAB#"]}],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":7,"cited_by_percentile_year":{"min":84,"max":85},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Atomic Layer Deposition Technology","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric Devices for Low-Power Nanoscale Applications","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"keyword":"static random access memory","score":0.7703},{"keyword":"low-vdd","score":0.25},{"keyword":"high-speed","score":0.25}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8962626},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.60283864},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5682768},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5324026},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5060603},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43391168},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4158069},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3847408},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34570754},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3164906},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2732512},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20600256},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1927611},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13307479},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi.design.2009.38","pdf_url":null,"source":null,"license":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.52,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W2004934210","https://openalex.org/W2109797003","https://openalex.org/W2154477062","https://openalex.org/W2155153274","https://openalex.org/W2157275977","https://openalex.org/W2158267481","https://openalex.org/W4236524207","https://openalex.org/W4256652509"],"related_works":["https://openalex.org/W2071118425","https://openalex.org/W2070694218","https://openalex.org/W2532822217","https://openalex.org/W2347486132","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321"],"ngrams_url":"https://api.openalex.org/works/W2130331042/ngrams","abstract_inverted_index":{"Single-ended":[0],"static":[1,67],"random":[2],"access":[3,141],"memory":[4],"(SE-SRAM)":[5],"is":[6,83,86,99,119,156],"well":[7],"known":[8],"for":[9,31,102,123],"their":[10,45],"tremendous":[11],"potential":[12],"of":[13,80],"low":[14],"active":[15],"power":[16,149],"and":[17,36,48,115,130,143,147,160],"leakage":[18,148],"dissipations.":[19],"In":[20],"this":[21],"paper,":[22],"we":[23],"present":[24],"a":[25,57,73],"novel":[26],"six-transistor":[27],"(6T)":[28],"SE-SRAM":[29,89],"bitcell":[30,97],"low-V":[32],"dd":[35],"high":[37],"speed":[38],"embedded":[39],"applications":[40],"with":[41,113],"significant":[42],"improvement":[43],"in":[44,88,151],"power,":[46],"performance":[47,134],"stability":[49],"under":[50],"process":[51],"variations.":[52],"The":[53,95,145],"proposed":[54,96,114,153],"design":[55,98,155],"has":[56],"strong":[58,78],"2.65times":[59],"worst":[62],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">case":[65],"read":[66,138],"noise":[68],"margin":[69],"(SNM)":[70],"compared":[71,164],"to":[72,128,165],"standard":[74,116,166],"6T":[75,117,154,167],"SRAM.":[76],"A":[77,105],"write-ability":[79],"logic":[81],"'one'":[82],"achieved,":[84],"which":[85],"problematic":[87],"cells":[90],"even":[91],"at":[92],"lower":[93],"voltage.":[94],"mainly":[100],"targeted":[101],"word-organized":[103],"SRAMs.":[104],"16":[106,108],"times":[107,109],"32":[110],"bit":[111],"SRAM":[112],"bitcells":[118],"simulated":[120],"(including":[121],"parasitics)":[122],"65":[124],"nm":[125],"CMOS":[126],"technology":[127],"evaluate":[129],"compare":[131],"the":[132,152],"different":[133],"parameters,":[135],"such":[136],"as,":[137],"SNM,":[139],"write-ability,":[140],"delay":[142],"power.":[144],"dynamic":[146],"dissipation":[150],"reduced":[157],"by":[158],"28%":[159],"21%,":[161],"respectively,":[162],"as":[163],"design.":[168]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2130331042","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2024-03-21T00:28:00.905012","created_date":"2016-06-24"}