{"id":"https://openalex.org/W2168627017","doi":"https://doi.org/10.1109/vlsi.design.2009.65","title":"A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link","display_name":"A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2168627017","doi":"https://doi.org/10.1109/vlsi.design.2009.65","mag":"2168627017"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi.design.2009.65","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi.design.2009.65","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 22nd International Conference on VLSI Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085775485","display_name":"Vijay Khawshe","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vijay Khawshe","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065041486","display_name":"Kapil Vyas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kapil Vyas","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052196854","display_name":"Renu Rangnekar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Renu Rangnekar","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061583215","display_name":"Prateek Goyal","orcid":"https://orcid.org/0000-0001-7889-9819"},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prateek Goyal","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103902162","display_name":"Vijay Krishna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijay Krishna","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103581641","display_name":"Kashinath Prabhu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kashinath Prabhu","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077040481","display_name":"Pravin Kumar Venkatesan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pravin Kumar Venkatesan","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111989942","display_name":"Leneesh Raghavan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Leneesh Raghavan","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080847617","display_name":"Rajkumar Palwai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajkumar Palwai","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080924187","display_name":"M Thrivikraman","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thrivikraman M","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020292918","display_name":"Kunal Desai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kunal Desai","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012236415","display_name":"A. R. Abhyankar","orcid":"https://orcid.org/0000-0001-5357-0339"},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Abhyankar","raw_affiliation_strings":["Rambus Inc. (India Design Center), USA"],"affiliations":[{"raw_affiliation_string":"Rambus Inc. (India Design Center), USA","institution_ids":["https://openalex.org/I4210095722"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5085775485"],"corresponding_institution_ids":["https://openalex.org/I4210095722"],"apc_list":null,"apc_paid":null,"fwci":0.2991,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66159602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"38","issue":null,"first_page":"373","last_page":"378"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8004775047302246},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6828703880310059},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6348508596420288},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5691271424293518},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4863946735858917},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44944998621940613},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.42719390988349915},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4126288592815399},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.4111935496330261},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.17953446507453918}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8004775047302246},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6828703880310059},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6348508596420288},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5691271424293518},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4863946735858917},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44944998621940613},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.42719390988349915},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4126288592815399},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.4111935496330261},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.17953446507453918},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi.design.2009.65","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi.design.2009.65","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 22nd International Conference on VLSI Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1515787980","https://openalex.org/W2038555165","https://openalex.org/W2101763965","https://openalex.org/W2114953806","https://openalex.org/W2152489633","https://openalex.org/W2162448355","https://openalex.org/W2788595513"],"related_works":["https://openalex.org/W2518930778","https://openalex.org/W2979599569","https://openalex.org/W3007039213","https://openalex.org/W3015923041","https://openalex.org/W2912837441","https://openalex.org/W2080488045","https://openalex.org/W2773363906","https://openalex.org/W4287024926","https://openalex.org/W3193730902","https://openalex.org/W2100212269"],"abstract_inverted_index":{"This":[0,50,127],"paper":[1],"focuses":[2],"on":[3,149],"the":[4,19,59,63,68,80,86,107,119,138,154],"design":[5],"of":[6,176],"a":[7,76],"2.4":[8],"Gbps":[9,12],"to":[10,100,110,117,132,171],"4.8":[11],"link":[13,54,81],"developed":[14],"in":[15,58],"TSMC65nmG+":[16],"technology,":[17],"for":[18,85,105],"high":[20,23,39,43,70,159],"speed":[21,160],"and":[22,32,38,48,66,90,125,157,186],"throughput":[24],"interface":[25,45],"between":[26,46],"XDRtrade":[27,64],"(Extreme":[28],"data":[29,120,184],"rate)":[30],"DRAM":[31,65],"ASIC.":[33],"Applications":[34],"such":[35],"as":[36],"HDTV":[37],"end":[40],"graphics":[41],"require":[42],"bandwidth":[44],"controllers":[47],"memory.":[49],"XDR":[51],"I/O":[52],"(XIO)":[53],"which":[55,152],"is":[56,103,129,150,168],"integrated":[57],"controller,":[60],"interfaces":[61],"with":[62,180],"provides":[67],"very":[69],"per":[71],"pin":[72,99],"bandwidth.":[73],"To":[74],"maintain":[75,133],"constant":[77,134],"transmit":[78],"swing":[79],"supports":[82],"automatic":[83],"calibration":[84,128],"on-die":[87],"termination":[88],"(ODT)":[89],"driver":[91],"circuit":[92],"bias.":[93],"The":[94,140,178],"channel":[95,113],"timing":[96,115,135],"between,":[97],"ASIC":[98],"XDR-DRAM":[101],"pin,":[102],"calibrated":[104],"all":[106],"individual":[108],"pins":[109],"de-skew":[111],"any":[112],"electrical":[114],"differences":[116],"align":[118],"transfer":[121],"during":[122],"Memory":[123],"Read":[124],"Writes.":[126],"done":[130],"periodically":[131],"margin":[136],"throughout":[137],"operation.":[139,161],"self":[141],"biased":[142],"regulated":[143],"PLL":[144],"dual":[145],"loop":[146],"architecture":[147],"based":[148],"used":[151,169],"minimizes":[153],"clock":[155],"jitter":[156],"enables":[158],"A":[162],"novel":[163],"programmable":[164],"Voltage":[165],"Control":[166],"Oscillator":[167],"here":[170],"work":[172],"at":[173,195],"wide":[174,183,189],"range":[175],"frequencies.":[177],"cell":[179],"8":[181],"bit":[182,188],"bus":[185],"16":[187],"command":[190],"bus,":[191],"consumes":[192],"520":[193],"mW":[194],"4.0":[196],"Gbps.":[197]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}