{"id":"https://openalex.org/W7135076824","doi":"https://doi.org/10.1109/vlsi-soc64688.2025.11421768","title":"Scalability analysis of multi-bank near-memory computing in low-power SoCs","display_name":"Scalability analysis of multi-bank near-memory computing in low-power SoCs","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7135076824","doi":"https://doi.org/10.1109/vlsi-soc64688.2025.11421768"},"language":null,"primary_location":{"id":"doi:10.1109/vlsi-soc64688.2025.11421768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc64688.2025.11421768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IFIP/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083703021","display_name":"Luigi Giuffrida","orcid":"https://orcid.org/0000-0002-2051-2113"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luigi Giuffrida","raw_affiliation_strings":["VLSI Lab Politecnico di Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Lab Politecnico di Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019754330","display_name":"Pasquale Davide Schiavone","orcid":"https://orcid.org/0000-0003-2931-0435"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Pasquale Davide Schiavone","raw_affiliation_strings":["Embedded Systems Laboratory EPFL,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory EPFL,Switzerland","institution_ids":["https://openalex.org/I5124864","https://openalex.org/I4210145666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013253742","display_name":"Michele Caon","orcid":"https://orcid.org/0009-0009-4446-8389"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Michele Caon","raw_affiliation_strings":["Embedded Systems Laboratory EPFL,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory EPFL,Switzerland","institution_ids":["https://openalex.org/I5124864","https://openalex.org/I4210145666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074150684","display_name":"Guido Masera","orcid":"https://orcid.org/0000-0003-2238-9443"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Guido Masera","raw_affiliation_strings":["VLSI Lab Politecnico di Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Lab Politecnico di Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016928703","display_name":"M. Martina","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Martina","raw_affiliation_strings":["VLSI Lab Politecnico di Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Lab Politecnico di Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000910924","display_name":"D. Atienza","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"David Atienza","raw_affiliation_strings":["Embedded Systems Laboratory EPFL,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory EPFL,Switzerland","institution_ids":["https://openalex.org/I5124864","https://openalex.org/I4210145666"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.59238207,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5105999708175659,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5105999708175659,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.06080000102519989,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.060100000351667404,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.46540001034736633},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.31200000643730164},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.2639999985694885},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.25200000405311584},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.2425999939441681}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6388999819755554},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.46540001034736633},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40149998664855957},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.31200000643730164},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.2639999985694885},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.26170000433921814},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.25200000405311584},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2425999939441681},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.23909999430179596},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23549999296665192}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc64688.2025.11421768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc64688.2025.11421768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IFIP/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.699178159236908}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Machine":[0],"learning":[1],"and":[2,44,67,98,134,179],"artificial":[3],"intelligence":[4],"are":[5],"moving":[6],"towards":[7,194],"the":[8,11,27,41,72,87,119,137,152,165,172,200],"edge,":[9],"where":[10],"need":[12],"for":[13,142],"high":[14],"throughput":[15],"with":[16,149,160],"a":[17,36,63,78,102,108,143,168],"constrained":[18],"energy":[19,45,99,180],"budget":[20],"is":[21],"more":[22],"urgent":[23],"than":[24],"ever.":[25],"During":[26],"last":[28],"few":[29],"years,":[30],"near-memory":[31,75,161,185],"computing":[32,60,76,162,186],"has":[33],"emerged":[34],"as":[35],"promising":[37],"solution":[38],"to":[39,151],"address":[40],"memory":[42,69,96],"bandwidth":[43],"efficiency":[46,181],"limitations":[47],"of":[48,74,89,93,115,121,139,154,176,182],"conventional":[49,156],"von":[50],"Neumann":[51],"systems.":[52],"The":[53],"recently":[54],"proposed":[55],"NM-Carus":[56,116,132],"architecture":[57],"combines":[58],"vectororiented":[59],"capabilities":[61],"within":[62],"RISC-V":[64],"programmable,":[65],"configurable,":[66],"autonomous":[68],"macro,":[70],"addressing":[71],"usability":[73],"from":[77],"software":[79],"deployment":[80],"standpoint.":[81],"In":[82],"this":[83],"paper,":[84],"we":[85,105,135],"explore":[86],"scalability":[88],"NMCarus":[90],"in":[91,174,187],"terms":[92,175],"computation":[94],"parallelism,":[95],"size":[97],"consumption,":[100],"As":[101],"benchmarking":[103],"platform,":[104],"rely":[106],"on":[107,128,146,192],"low-power":[109],"microcontroller":[110],"that":[111,117],"features":[112],"multiple":[113],"instances":[114],"target":[118],"execution":[120],"biomedical":[122],"applications.":[123],"This":[124],"exploration":[125],"was":[126],"performed":[127],"16":[129],"nm":[130,148],"TSMC":[131],"implmentation,":[133],"highlighted":[136],"benefits":[138],"technology":[140],"scaling":[141],"previous":[144],"implementation":[145],"65":[147],"respect":[150],"overhead":[153],"replacing":[155],"on-chip":[157],"data":[158],"SRAMs":[159],"banks.":[163],"Overall,":[164],"paper":[166],"presents":[167],"solid":[169],"baseline":[170],"regarding":[171],"trade-offs":[173],"area,":[177],"performance,":[178],"integrating":[183],"programmable":[184],"an":[188],"existing":[189],"edge-oriented":[190],"system":[191,201],"chip":[193],"efficient":[195],"edge":[196],"AI":[197],"architectures":[198],"at":[199],"level.":[202]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-03-13T00:00:00"}