{"id":"https://openalex.org/W4404954109","doi":"https://doi.org/10.1109/vlsi-soc62099.2024.10767816","title":"High-Density Standard Cell Library for Sequential 3D Integrated Circuits","display_name":"High-Density Standard Cell Library for Sequential 3D Integrated Circuits","publication_year":2024,"publication_date":"2024-10-06","ids":{"openalex":"https://openalex.org/W4404954109","doi":"https://doi.org/10.1109/vlsi-soc62099.2024.10767816"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc62099.2024.10767816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc62099.2024.10767816","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113558108","display_name":"Arturo Prieto","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]},{"id":"https://openalex.org/I4210158519","display_name":"Informa (Sweden)","ror":"https://ror.org/04yt64d76","country_code":"SE","type":"company","lineage":["https://openalex.org/I4210154378","https://openalex.org/I4210158519"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Arturo Prieto","raw_affiliation_strings":["Lund University,Department of Electrical and Information Technology,Lund,Sweden,22100"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lund University,Department of Electrical and Information Technology,Lund,Sweden,22100","institution_ids":["https://openalex.org/I187531555","https://openalex.org/I4210158519"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104061156","display_name":"Joachim Rodrigues","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]},{"id":"https://openalex.org/I4210158519","display_name":"Informa (Sweden)","ror":"https://ror.org/04yt64d76","country_code":"SE","type":"company","lineage":["https://openalex.org/I4210154378","https://openalex.org/I4210158519"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Joachim Rodrigues","raw_affiliation_strings":["Lund University,Department of Electrical and Information Technology,Lund,Sweden,22100"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lund University,Department of Electrical and Information Technology,Lund,Sweden,22100","institution_ids":["https://openalex.org/I187531555","https://openalex.org/I4210158519"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.3200268,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9660999774932861,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9398999810218811,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6759430170059204},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5851094722747803},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4771951138973236},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.45377686619758606},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3252440094947815},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1644980013370514},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14195865392684937},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09078729152679443}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6759430170059204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5851094722747803},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4771951138973236},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.45377686619758606},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3252440094947815},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1644980013370514},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14195865392684937},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09078729152679443}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc62099.2024.10767816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc62099.2024.10767816","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:lup.lub.lu.se:69948f83-5168-4052-84a5-59c2c9fa46b1","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/69948f83-5168-4052-84a5-59c2c9fa46b1","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1898461707","https://openalex.org/W1989073365","https://openalex.org/W2171825402","https://openalex.org/W2768265037","https://openalex.org/W2912695060","https://openalex.org/W3006312826","https://openalex.org/W3036672157","https://openalex.org/W3157407792","https://openalex.org/W3184514060","https://openalex.org/W4246766117","https://openalex.org/W4391594324","https://openalex.org/W4391622656"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W3215142653","https://openalex.org/W4389045579","https://openalex.org/W2757604236"],"abstract_inverted_index":{"Research":[0],"efforts":[1],"to":[2,116],"push":[3],"the":[4,25,34,59,66,87,91,98],"integration":[5,61,82,150],"density":[6],"of":[7,29,37,58,68,83,100,111,148,158],"circuits":[8,39],"with":[9,50,71,120],"technologies":[10],"that":[11],"transcend":[12],"Moore's":[13],"law":[14],"have":[15,128,143],"gained":[16],"significant":[17],"attention":[18],"in":[19,46,114],"recent":[20],"years.":[21],"This":[22],"study":[23],"investigates":[24],"silicon":[26,108],"area":[27,109,154],"gains":[28],"Sequential":[30],"3D":[31,54,73,84,126],"technology,":[32],"utilizing":[33],"third":[35],"dimension":[36],"integrated":[38,101],"by":[40],"accommodating":[41],"nMOS":[42],"and":[43,52,78,142,155,161],"pMOS":[44],"transistors":[45],"two":[47],"stacked":[48],"tiers":[49],"high-density":[51,72],"low-pitch":[53],"vias.":[55],"The":[56,81,124],"efficiency":[57],"proposed":[60,125],"strategy":[62],"is":[63],"exemplified":[64],"through":[65],"design":[67,134],"a":[69,132,137],"library":[70],"standard":[74,88],"cells,":[75],"including":[76],"sequential":[77],"combinational":[79],"logic.":[80],"vias":[85],"within":[86],"cells":[89,127],"mitigates":[90],"effort":[92],"required":[93],"for":[94,136],"inter-tier":[95],"connections":[96],"during":[97],"routing":[99],"circuits.":[102],"Subsequent":[103],"analysis":[104],"indicated":[105],"an":[106,153],"average":[107],"reduction":[110,157],"36":[112],"%":[113,160],"comparison":[115],"commercially":[117],"available":[118],"libraries":[119],"purely":[121],"planar":[122],"cells.":[123],"been":[129,144],"incorporated":[130],"into":[131],"commercial":[133],"flow":[135],"28":[138],"nm":[139],"process":[140],"technology":[141],"benchmarked":[145],"using":[146],"examples":[147],"large-scale":[149],"designs,":[151],"indicating":[152],"wirelength":[156],"44":[159],"23":[162],"%,":[163],"respectively.":[164]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}