{"id":"https://openalex.org/W4404954319","doi":"https://doi.org/10.1109/vlsi-soc62099.2024.10767805","title":"Low Power Network-on-Chip Architecture Design Technique","display_name":"Low Power Network-on-Chip Architecture Design Technique","publication_year":2024,"publication_date":"2024-10-06","ids":{"openalex":"https://openalex.org/W4404954319","doi":"https://doi.org/10.1109/vlsi-soc62099.2024.10767805"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc62099.2024.10767805","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc62099.2024.10767805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050979000","display_name":"Tejas Musale","orcid":"https://orcid.org/0009-0001-4906-7156"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Tejas Musale","raw_affiliation_strings":["BITS Pilani,Department of Electrical and Electronics Engineering,India"],"affiliations":[{"raw_affiliation_string":"BITS Pilani,Department of Electrical and Electronics Engineering,India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Arun Ganti","orcid":null},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arun Ganti","raw_affiliation_strings":["BITS Pilani,Department of Computer Science and Information Systems,India"],"affiliations":[{"raw_affiliation_string":"BITS Pilani,Department of Computer Science and Information Systems,India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017451682","display_name":"Ankur Gogoi","orcid":"https://orcid.org/0000-0001-5569-3578"},"institutions":[{"id":"https://openalex.org/I155125381","display_name":"Galgotias University","ror":"https://ror.org/02w8ba206","country_code":"IN","type":"education","lineage":["https://openalex.org/I155125381"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ankur Gogoi","raw_affiliation_strings":["Galgotias University,Uttar Pradesh,India"],"affiliations":[{"raw_affiliation_string":"Galgotias University,Uttar Pradesh,India","institution_ids":["https://openalex.org/I155125381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060180116","display_name":"Kanchan Manna","orcid":"https://orcid.org/0000-0001-7026-2821"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kanchan Manna","raw_affiliation_strings":["BITS Pilani,Department of Computer Science and Information Systems,India"],"affiliations":[{"raw_affiliation_string":"BITS Pilani,Department of Computer Science and Information Systems,India","institution_ids":["https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050979000"],"corresponding_institution_ids":["https://openalex.org/I74796645"],"apc_list":null,"apc_paid":null,"fwci":0.34,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63594272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9596999883651733,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9562000036239624,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6721929907798767},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.596487283706665},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5413411259651184},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48766958713531494},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47225967049598694},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4707249701023102},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4643697142601013},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3803695738315582},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1662568747997284},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07448577880859375}],"concepts":[{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6721929907798767},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.596487283706665},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5413411259651184},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48766958713531494},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47225967049598694},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4707249701023102},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4643697142601013},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3803695738315582},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1662568747997284},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07448577880859375},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc62099.2024.10767805","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc62099.2024.10767805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4399999976158142}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W1990505905","https://openalex.org/W2080920670","https://openalex.org/W2104102901","https://openalex.org/W2104984156","https://openalex.org/W2119677480","https://openalex.org/W2138673252","https://openalex.org/W2167848093","https://openalex.org/W2572760777","https://openalex.org/W2942615028","https://openalex.org/W3140261852","https://openalex.org/W4237126129","https://openalex.org/W4244452576"],"related_works":["https://openalex.org/W2038503502","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W2115579119","https://openalex.org/W2136854845","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672"],"abstract_inverted_index":{"In":[0,57],"the":[1,7,19,67,72,76,100,129],"evolving":[2],"landscape":[3],"of":[4,22,75],"many-core":[5],"architectures,":[6],"Network":[8],"on":[9,24,91],"Chip":[10],"(NoC)":[11],"emerges":[12],"as":[13,43],"a":[14,25,35,54,92,114,122],"pivotal":[15],"inter-connection":[16],"framework,":[17],"accommodating":[18],"escalating":[20],"number":[21],"cores":[23,68],"single":[26],"chip.":[27],"Despite":[28],"its":[29],"widespread":[30],"adoption,":[31],"power":[32,52,73,85,119],"consumption":[33,74,120],"remains":[34],"critical":[36],"challenge,":[37],"significantly":[38],"influenced":[39],"by":[40],"factors":[41],"such":[42],"topology,":[44],"bit":[45],"toggling,":[46],"and":[47,84,121],"routing":[48],"algorithms,":[49],"with":[50],"bit-switching":[51],"being":[53],"predominant":[55],"concern.":[56],"this":[58],"work,":[59],"we":[60,87],"have":[61,88,98],"proposed":[62],"an":[63],"innovative":[64],"technique":[65],"in":[66,117,125],"aimed":[69],"at":[70],"reducing":[71],"NoC.":[77],"To":[78],"calculate":[79],"our":[80,106],"method's":[81],"area,":[82],"time,":[83],"consumption,":[86],"synthesized":[89],"it":[90],"Xilinx":[93],"Virtex-7":[94],"FPGA":[95],"board.":[96],"We":[97],"modified":[99],"Noxim":[101],"open-source":[102],"simulator":[103],"to":[104],"validate":[105],"approach":[107],"using":[108],"synthetic":[109],"traffic.":[110],"Empirical":[111],"results":[112],"demonstrate":[113],"29.64%":[115],"reduction":[116],"dynamic":[118],"29.09%":[123],"improvement":[124],"switching":[126],"activity":[127],"for":[128],"average":[130],"case":[131],"(Mode":[132],"1)":[133],"traffic":[134],"scenario.":[135]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}