{"id":"https://openalex.org/W4403052343","doi":"https://doi.org/10.1109/vlsi-soc62099.2024.10767802","title":"Lightweight Active Fences for FPGAs","display_name":"Lightweight Active Fences for FPGAs","publication_year":2024,"publication_date":"2024-10-06","ids":{"openalex":"https://openalex.org/W4403052343","doi":"https://doi.org/10.1109/vlsi-soc62099.2024.10767802"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc62099.2024.10767802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc62099.2024.10767802","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-04716753/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035956423","display_name":"Anis Fellah-Touta","orcid":null},"institutions":[{"id":"https://openalex.org/I4210085887","display_name":"Laboratoire Hubert Curien","ror":"https://ror.org/0028p8r67","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I113428412","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I277688954","https://openalex.org/I4210085887","https://openalex.org/I4210091746","https://openalex.org/I4210095849","https://openalex.org/I4405259976","https://openalex.org/I4405259976","https://openalex.org/I4405263940","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Anis Fellah-Touta","raw_affiliation_strings":["Laboratoire Hubert Curien,Saint-Etienne,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire Hubert Curien,Saint-Etienne,France","institution_ids":["https://openalex.org/I4210085887"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058390965","display_name":"Lilian Bossuet","orcid":"https://orcid.org/0000-0001-7964-3137"},"institutions":[{"id":"https://openalex.org/I4210085887","display_name":"Laboratoire Hubert Curien","ror":"https://ror.org/0028p8r67","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I113428412","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I277688954","https://openalex.org/I4210085887","https://openalex.org/I4210091746","https://openalex.org/I4210095849","https://openalex.org/I4405259976","https://openalex.org/I4405259976","https://openalex.org/I4405263940","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lilian Bossuet","raw_affiliation_strings":["Laboratoire Hubert Curien,Saint-Etienne,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire Hubert Curien,Saint-Etienne,France","institution_ids":["https://openalex.org/I4210085887"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084380239","display_name":"Vincent Grosso","orcid":"https://orcid.org/0000-0002-3874-7527"},"institutions":[{"id":"https://openalex.org/I4210085887","display_name":"Laboratoire Hubert Curien","ror":"https://ror.org/0028p8r67","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I113428412","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I277688954","https://openalex.org/I4210085887","https://openalex.org/I4210091746","https://openalex.org/I4210095849","https://openalex.org/I4405259976","https://openalex.org/I4405259976","https://openalex.org/I4405263940","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vincent Grosso","raw_affiliation_strings":["Laboratoire Hubert Curien,Saint-Etienne,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire Hubert Curien,Saint-Etienne,France","institution_ids":["https://openalex.org/I4210085887"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071173655","display_name":"Carlos Andres Lara-Nino","orcid":"https://orcid.org/0000-0003-0333-2564"},"institutions":[{"id":"https://openalex.org/I55952717","display_name":"Universitat Rovira i Virgili","ror":"https://ror.org/00g5sqv46","country_code":"ES","type":"education","lineage":["https://openalex.org/I55952717"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos Andres Lara-Nino","raw_affiliation_strings":["Universitat Rovira i Virgili,Tarragona,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Rovira i Virgili,Tarragona,Spain","institution_ids":["https://openalex.org/I55952717"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8313999772071838,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8313999772071838,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7990000247955322,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6727263331413269},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6480518579483032},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.355413019657135},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3485775887966156}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6727263331413269},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6480518579483032},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.355413019657135},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3485775887966156}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc62099.2024.10767802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc62099.2024.10767802","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-04716753v1","is_oa":true,"landing_page_url":"https://hal.science/hal-04716753","pdf_url":"https://hal.science/hal-04716753/document","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IFIP/IEEE International Conference on Very Large Scale Integration VLSI-SoC, IFIP/IEEE, Oct 2024, Tanger, Morocco. ⟨10.1109/VLSI-SoC62099.2024.10767802⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-04716753v1","is_oa":true,"landing_page_url":"https://hal.science/hal-04716753","pdf_url":"https://hal.science/hal-04716753/document","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IFIP/IEEE International Conference on Very Large Scale Integration VLSI-SoC, IFIP/IEEE, Oct 2024, Tanger, Morocco. ⟨10.1109/VLSI-SoC62099.2024.10767802⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1211680402","display_name":"ARchitectures SEcuris\u00e9es pour le Num\u00e9rique Embarqu\u00e9","funder_award_id":"ANR-22-PECY-0004","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"}],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4403052343.pdf","grobid_xml":"https://content.openalex.org/works/W4403052343.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1592625985","https://openalex.org/W2140823840","https://openalex.org/W2794898833","https://openalex.org/W2950019944","https://openalex.org/W2996863257","https://openalex.org/W3010287661","https://openalex.org/W3036146501","https://openalex.org/W3133606329","https://openalex.org/W3209687107","https://openalex.org/W4210766146","https://openalex.org/W4379115547","https://openalex.org/W4381326002","https://openalex.org/W4386859323","https://openalex.org/W4389664598","https://openalex.org/W4399396304","https://openalex.org/W6859170010"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"The":[0],"use":[1],"of":[2,45,98],"active":[3,99],"fences":[4],"has":[5],"been":[6],"proposed":[7],"as":[8,83],"a":[9,21,72,84],"protection":[10],"against":[11],"remote":[12],"power":[13,81],"analysis":[14],"attacks.":[15],"This":[16,91],"counter-measure":[17],"relies":[18],"on":[19],"reserving":[20],"reconfigurable":[22],"space":[23],"within":[24],"the":[25,43,62,65,78,95],"FPGA":[26],"which":[27,75],"will":[28,35],"separate":[29],"it":[30],"into":[31],"sub-regions.":[32],"These":[33],"\u201cfences\u201d":[34],"then":[36],"generate":[37],"some":[38],"electrical":[39],"interference":[40],"to":[41,93],"hinder":[42],"performance":[44],"an":[46],"attack.":[47],"As":[48],"FPGAs":[49],"can":[50,76],"be":[51],"configured":[52],"in":[53],"multiple":[54],"ways,":[55],"there":[56],"are":[57],"different":[58],"approaches":[59],"for":[60],"connecting":[61],"hardware":[63,96],"inside":[64],"fence.":[66],"In":[67],"this":[68],"work,":[69],"we":[70],"describe":[71],"LUT-based":[73],"configuration":[74],"achieve":[77],"same":[79],"instantaneous":[80],"drop":[82],"ring":[85],"oscillator":[86],"bank":[87],"with":[88],"less":[89],"LUTs.":[90],"contributes":[92],"reducing":[94],"costs":[97],"fences.":[100]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}