{"id":"https://openalex.org/W4404530229","doi":"https://doi.org/10.1109/vlsi-soc62099.2024.10767784","title":"Time-to-Digital Converter Based Self-Timed Ring Oscillator: An FPGA Implementation","display_name":"Time-to-Digital Converter Based Self-Timed Ring Oscillator: An FPGA Implementation","publication_year":2024,"publication_date":"2024-10-06","ids":{"openalex":"https://openalex.org/W4404530229","doi":"https://doi.org/10.1109/vlsi-soc62099.2024.10767784"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc62099.2024.10767784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc62099.2024.10767784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-04791382","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010411067","display_name":"Assia El Hadbi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153527","display_name":"Institut National des Postes et T\u00e9l\u00e9communications","ror":"https://ror.org/052bnvt46","country_code":"MA","type":"education","lineage":["https://openalex.org/I4210153527","https://openalex.org/I4210167103"]}],"countries":["MA"],"is_corresponding":true,"raw_author_name":"Assia El-Hadbi","raw_affiliation_strings":["Institut National des Postes et Télécommunications, STRS Lab.,Rabat,Morocco"],"affiliations":[{"raw_affiliation_string":"Institut National des Postes et Télécommunications, STRS Lab.,Rabat,Morocco","institution_ids":["https://openalex.org/I4210153527"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010538415","display_name":"Oussama El Issati","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153527","display_name":"Institut National des Postes et T\u00e9l\u00e9communications","ror":"https://ror.org/052bnvt46","country_code":"MA","type":"education","lineage":["https://openalex.org/I4210153527","https://openalex.org/I4210167103"]}],"countries":["MA"],"is_corresponding":false,"raw_author_name":"Oussama Elissati","raw_affiliation_strings":["Institut National des Postes et Télécommunications, STRS Lab.,Rabat,Morocco"],"affiliations":[{"raw_affiliation_string":"Institut National des Postes et Télécommunications, STRS Lab.,Rabat,Morocco","institution_ids":["https://openalex.org/I4210153527"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Fesquet","raw_affiliation_strings":["Université Grenoble Alpes,CNRS, Grenoble INP, TIMA Lab.,Grenoble,France"],"affiliations":[{"raw_affiliation_string":"Université Grenoble Alpes,CNRS, Grenoble INP, TIMA Lab.,Grenoble,France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590","https://openalex.org/I106785703"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010411067"],"corresponding_institution_ids":["https://openalex.org/I4210153527"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18133002,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8379913568496704},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6546810865402222},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6434699892997742},{"id":"https://openalex.org/keywords/ring","display_name":"Ring (chemistry)","score":0.5673224329948425},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.5553563237190247},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.42436400055885315},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40495938062667847},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39603760838508606},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33017945289611816},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27182406187057495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13342756032943726},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11359813809394836},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10623195767402649},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10584747791290283}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8379913568496704},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6546810865402222},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6434699892997742},{"id":"https://openalex.org/C2780378348","wikidata":"https://www.wikidata.org/wiki/Q25351438","display_name":"Ring (chemistry)","level":2,"score":0.5673224329948425},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.5553563237190247},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.42436400055885315},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40495938062667847},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39603760838508606},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33017945289611816},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27182406187057495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13342756032943726},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11359813809394836},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10623195767402649},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10584747791290283},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc62099.2024.10767784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc62099.2024.10767784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-04791382v1","is_oa":true,"landing_page_url":"https://hal.science/hal-04791382","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEELink","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-04791382v1","is_oa":true,"landing_page_url":"https://hal.science/hal-04791382","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEELink","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2096434843","https://openalex.org/W2109553293","https://openalex.org/W2219472191","https://openalex.org/W2333526015","https://openalex.org/W2414663953","https://openalex.org/W2609578273","https://openalex.org/W2742548025","https://openalex.org/W2770263949","https://openalex.org/W2806175295","https://openalex.org/W2974142686","https://openalex.org/W3014248279","https://openalex.org/W3176961938"],"related_works":["https://openalex.org/W1589093285","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W3176961938","https://openalex.org/W2147061220","https://openalex.org/W3158414702","https://openalex.org/W2992346850","https://openalex.org/W145049781","https://openalex.org/W2134779194","https://openalex.org/W3195700791"],"abstract_inverted_index":{"This":[0,62],"paper":[1],"proposes":[2],"an":[3],"FPGA":[4,87],"implementation":[5],"of":[6,38,51,95,101],"Self-Rimed":[7],"Ring":[8],"Oscillator":[9],"(STRO)":[10],"based":[11],"Time-to-Digital":[12],"Converter":[13],"(TDC).":[14],"Thanks":[15],"to":[16,24,48,88],"the":[17,42,49,53,68,72,93,102],"STRO":[18],"features,":[19],"this":[20,78],"TDC":[21,79,98],"is":[22,46,64],"able":[23],"achieve":[25],"a":[26,58,75,84],"time":[27,44],"resolution":[28,45,63],"as":[29,31],"fine":[30],"needed":[32],"by":[33,67],"simply":[34],"increasing":[35],"its":[36],"number":[37],"stages.":[39],"Even":[40],"if":[41],"achievable":[43],"close":[47],"tenths":[50],"picoseconds,":[52],"approach":[54],"does":[55],"not":[56],"require":[57],"high":[59],"frequency":[60],"oscillator.":[61],"only":[65],"limited":[66],"STRO-stage":[69],"noise":[70],"in":[71,83,106],"FPGA.":[73],"As":[74],"hardware":[76],"proof-of-concept,":[77],"has":[80],"been":[81],"implemented":[82],"Cyclone":[85],"IV":[86],"further":[89],"confirm":[90],"and":[91],"evaluate":[92],"advantages":[94],"our":[96,109],"proposed":[97],"architecture.":[99],"Most":[100],"measurements":[103],"are":[104],"perfectly":[105],"accordance":[107],"with":[108],"theoretical":[110],"claims.":[111]},"counts_by_year":[],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}