{"id":"https://openalex.org/W4388894129","doi":"https://doi.org/10.1109/vlsi-soc57769.2023.10321854","title":"Frontiers in AI Acceleration: From Approximate Computing to FeFET Monolithic 3D Integration","display_name":"Frontiers in AI Acceleration: From Approximate Computing to FeFET Monolithic 3D Integration","publication_year":2023,"publication_date":"2023-10-16","ids":{"openalex":"https://openalex.org/W4388894129","doi":"https://doi.org/10.1109/vlsi-soc57769.2023.10321854"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc57769.2023.10321854","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc57769.2023.10321854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101855878","display_name":"Shubham Kumar","orcid":"https://orcid.org/0000-0003-4228-9802"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]},{"id":"https://openalex.org/I94234084","display_name":"Indian Institute of Technology Kanpur","ror":"https://ror.org/05pjsgx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I94234084"]}],"countries":["DE","IN"],"is_corresponding":true,"raw_author_name":"Shubham Kumar","raw_affiliation_strings":["University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany","Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","Department of Electrical Engineering, Indian Institute of Technology, Kanpur, India"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Kanpur, India","institution_ids":["https://openalex.org/I94234084"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064095385","display_name":"Paul R. Gen\u00dfler","orcid":"https://orcid.org/0000-0002-7175-7284"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Paul R. Genssler","raw_affiliation_strings":["University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany","Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001974947","display_name":"Somaya Z. Mansour","orcid":"https://orcid.org/0000-0001-8074-3936"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Somaya Mansour","raw_affiliation_strings":["University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany","Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077371510","display_name":"Yogesh Singh Chauhan","orcid":"https://orcid.org/0000-0002-3356-8917"},"institutions":[{"id":"https://openalex.org/I94234084","display_name":"Indian Institute of Technology Kanpur","ror":"https://ror.org/05pjsgx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I94234084"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Yogesh Singh Chauhan","raw_affiliation_strings":["Indian Institute of Technology,Department of Electrical Engineering,Kanpur,India","Department of Electrical Engineering, Indian Institute of Technology, Kanpur, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Department of Electrical Engineering,Kanpur,India","institution_ids":["https://openalex.org/I94234084"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Kanpur, India","institution_ids":["https://openalex.org/I94234084"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133190","display_name":"Hussam Amrouch","orcid":"https://orcid.org/0000-0002-5649-3102"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hussam Amrouch","raw_affiliation_strings":["University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany","Chair of AI Processor Design, Technical University of Munich (TUM), Germany","Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","TUM, Munich Institute of Robotics and Machine Intelligence, Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Chair of AI Processor Design, Technical University of Munich (TUM), Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"TUM, Munich Institute of Robotics and Machine Intelligence, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101855878"],"corresponding_institution_ids":["https://openalex.org/I100066346","https://openalex.org/I94234084"],"apc_list":null,"apc_paid":null,"fwci":0.6686,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69584575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10107","display_name":"Ferroelectric and Piezoelectric Materials","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.6696144342422485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6444213390350342},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5476502180099487},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5056984424591064},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.49711111187934875},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4919602572917938},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.44265392422676086},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.391231507062912},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34513264894485474},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23723596334457397},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18197649717330933},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16695243120193481}],"concepts":[{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.6696144342422485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6444213390350342},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5476502180099487},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5056984424591064},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.49711111187934875},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4919602572917938},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.44265392422676086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.391231507062912},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34513264894485474},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23723596334457397},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18197649717330933},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16695243120193481},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc57769.2023.10321854","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc57769.2023.10321854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1631448130","https://openalex.org/W2062143991","https://openalex.org/W2612139336","https://openalex.org/W2912445267","https://openalex.org/W2947630138","https://openalex.org/W2963367920","https://openalex.org/W2979925167","https://openalex.org/W2988640543","https://openalex.org/W3005934726","https://openalex.org/W3019227464","https://openalex.org/W3038698523","https://openalex.org/W3084085693","https://openalex.org/W3137059735","https://openalex.org/W3167846368","https://openalex.org/W3190062760","https://openalex.org/W3194966730","https://openalex.org/W3213930560","https://openalex.org/W3216271746","https://openalex.org/W4206423823","https://openalex.org/W4212770221","https://openalex.org/W4212816501","https://openalex.org/W4237445163","https://openalex.org/W4242887565","https://openalex.org/W4245958820","https://openalex.org/W4308644003","https://openalex.org/W4310362310","https://openalex.org/W4312825221","https://openalex.org/W4321608116","https://openalex.org/W4366723313","https://openalex.org/W4366724931","https://openalex.org/W4367306588","https://openalex.org/W4367307003","https://openalex.org/W4376606724","https://openalex.org/W4379115890","https://openalex.org/W4383750184","https://openalex.org/W4386461213","https://openalex.org/W4389166675","https://openalex.org/W6678878340","https://openalex.org/W6856441176"],"related_works":["https://openalex.org/W2390829436","https://openalex.org/W1989791859","https://openalex.org/W4287549745","https://openalex.org/W2565094479","https://openalex.org/W3114280011","https://openalex.org/W2918361313","https://openalex.org/W2146872326","https://openalex.org/W4200536635","https://openalex.org/W2611005572","https://openalex.org/W4386568676"],"abstract_inverted_index":{"With":[0],"the":[1,9,32,51,66,87,103,111,139,179,195,201],"rapidly":[2],"expanding":[3],"applications":[4],"of":[5,37,54,68,105,113,126,182,197,203],"artificial":[6],"intelligence":[7],"(AI),":[8],"quest":[10],"for":[11,85,141,157,200],"hardware":[12,61],"acceleration":[13,41,62],"to":[14,117,134],"foster":[15],"high-speed":[16],"and":[17,34,169],"energy-efficient":[18,205],"AI":[19,40,206],"computation":[20],"has":[21],"become":[22],"ever":[23],"more":[24],"important.":[25],"In":[26],"this":[27],"work,":[28],"we":[29,109,147],"first":[30],"explore":[31],"performance":[33],"energy":[35],"advantages":[36],"employing":[38],"classical":[39,69],"with":[42,92,143],"conventional":[43],"systolic":[44],"multiply-accumulate":[45],"(MAC)":[46],"arrays.":[47],"We":[48,73,161],"then":[49],"highlight":[50,162],"growing":[52],"importance":[53],"monolithic":[55,114],"3D":[56,115],"integration":[57,116],"as":[58,153],"a":[59,154,175],"transformative":[60],"strategy,":[63],"moving":[64],"beyond":[65],"constraints":[67],"von":[70,106],"Neumann":[71,107],"architectures.":[72],"also":[74],"discuss":[75],"how":[76,171],"brain-inspired":[77,184],"hyperdimensional":[78],"computing":[79],"(HDC)":[80],"offers":[81,133],"an":[82],"exciting":[83],"avenue":[84],"overcoming":[86],"power-hungry":[88],"requirements":[89],"often":[90],"associated":[91],"MAC":[93],"arrays,":[94],"which":[95],"are":[96],"inevitable":[97],"in":[98,165,178],"deep":[99],"learning":[100],"hardware.":[101,207],"Addressing":[102],"limitations":[104],"architectures,":[108],"present":[110],"potential":[112,196],"enable":[118],"ultra-dense":[119],"Processing-in-Memory":[120],"(PiM)":[121],"layers":[122],"stacked":[123],"on":[124,186],"top":[125],"high-performance":[127],"CMOS":[128],"logic.":[129],"This":[130],"novel":[131],"approach":[132],"enhance":[135],"computational":[136],"performance.":[137],"Recognizing":[138],"need":[140],"compatibility":[142],"low":[144],"thermal":[145],"budgets,":[146],"identify":[148],"ferroelectric":[149],"thin-film":[150],"transistors":[151],"(FeTFT)":[152],"promising":[155],"candidate":[156],"back-end-ofline":[158],"(BEOL)":[159],"fabrication.":[160],"recent":[163],"advances":[164],"BEOL":[166],"FeTFT":[167],"technology":[168],"demonstrate":[170],"technology/algorithm":[172],"co-optimization":[173],"plays":[174],"crucial":[176],"role":[177],"successful":[180],"realization":[181],"reliable":[183],"HDC":[185],"potentially":[187],"unreliable":[188],"FeTFT-based":[189],"PiM":[190],"layers.":[191],"Our":[192],"results":[193],"showcase":[194],"these":[198],"innovations":[199],"development":[202],"next-generation,":[204]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}