{"id":"https://openalex.org/W4308575812","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939648","title":"An FPGA implementation of the VESA Display Stream Compression decoder","display_name":"An FPGA implementation of the VESA Display Stream Compression decoder","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308575812","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939648"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939648","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939648","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040343745","display_name":"Nikolaos Kefalas","orcid":"https://orcid.org/0000-0002-5500-7301"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Nikolaos Kefalas","raw_affiliation_strings":["University of Patras,ECE Department,Rio,Greece,26500"],"affiliations":[{"raw_affiliation_string":"University of Patras,ECE Department,Rio,Greece,26500","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110387177","display_name":"George Theodoridis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Theodoridis","raw_affiliation_strings":["University of Patras,ECE Department,Rio,Greece,26500"],"affiliations":[{"raw_affiliation_string":"University of Patras,ECE Department,Rio,Greece,26500","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5040343745"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.2972,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.51820327,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8439900875091553},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6776813268661499},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6734882593154907},{"id":"https://openalex.org/keywords/lossless-compression","display_name":"Lossless compression","score":0.5900331139564514},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5262077450752258},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.49651724100112915},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.49351775646209717},{"id":"https://openalex.org/keywords/high-dynamic-range","display_name":"High dynamic range","score":0.4361332356929779},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.43416842818260193},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.42454293370246887},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3241865038871765},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.30144819617271423},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14817917346954346},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.11838668584823608},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1126812994480133}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8439900875091553},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6776813268661499},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6734882593154907},{"id":"https://openalex.org/C81081738","wikidata":"https://www.wikidata.org/wiki/Q55542","display_name":"Lossless compression","level":3,"score":0.5900331139564514},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5262077450752258},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.49651724100112915},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.49351775646209717},{"id":"https://openalex.org/C2780056265","wikidata":"https://www.wikidata.org/wiki/Q106239881","display_name":"High dynamic range","level":3,"score":0.4361332356929779},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.43416842818260193},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.42454293370246887},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3241865038871765},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.30144819617271423},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14817917346954346},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.11838668584823608},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1126812994480133},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939648","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939648","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6399999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2071917172","https://openalex.org/W2511142637","https://openalex.org/W2560428775","https://openalex.org/W2912218401","https://openalex.org/W2950758183","https://openalex.org/W2979730370"],"related_works":["https://openalex.org/W2948148442","https://openalex.org/W2884377208","https://openalex.org/W2461250372","https://openalex.org/W2394342941","https://openalex.org/W2169853506","https://openalex.org/W2547124190","https://openalex.org/W2525745698","https://openalex.org/W2350586049","https://openalex.org/W2385628723","https://openalex.org/W2057878850"],"abstract_inverted_index":{"A":[0],"HW":[1],"architecture":[2],"for":[3,17,25,80,97,105],"the":[4,7,44,52,60,63],"implementation":[5,70],"of":[6],"DSC":[8],"decoder":[9],"is":[10],"proposed.":[11],"It":[12],"demands":[13],"1":[14],"cycle/pixel":[15],"(cpp)":[16],"4:4:4":[18,98],"chroma":[19,99],"sub-sampling":[20],"format":[21,100],"and":[22,37,54,66,84,101],"0.5":[23],"cpp":[24],"4:2:2":[26,106],"or":[27,107],"4:2:0":[28,108],"formats.":[29,109],"Also,":[30],"it":[31,85],"supports":[32],"3:1":[33],"lossless":[34],"compression":[35],"ratio":[36],"operates":[38],"with":[39],"sub-line":[40],"latency.":[41],"To":[42],"achieve":[43],"above,":[45],"specific":[46],"optimizations":[47],"have":[48],"been":[49],"applied":[50],"at":[51,77],"algorithmic":[53],"design":[55],"levels":[56],"to":[57],"efficiently":[58],"distribute":[59],"operations":[61],"on":[62,71],"pipeline":[64],"stages":[65],"improve":[67],"frequency.":[68],"Its":[69],"a":[72],"Kintex":[73],"Ultrascale+":[74],"device":[75],"achieves":[76],"262":[78],"MHz":[79],"10-bit":[81],"input":[82],"sample,":[83],"can":[86],"process":[87],"32":[88],"High":[89],"Dynamic":[90],"Range":[91],"(HDR)":[92],"frames":[93],"per":[94],"second":[95],"(Fps)":[96],"60":[102],"HDR":[103],"Fps":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}