{"id":"https://openalex.org/W4308575576","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939624","title":"SPTA: A Scalable Parallel ILP-Based Track Assignment Algorithm with Two-Stage Partition","display_name":"SPTA: A Scalable Parallel ILP-Based Track Assignment Algorithm with Two-Stage Partition","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308575576","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939624"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939624","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939624","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074903175","display_name":"Yidan Jing","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yidan Jing","raw_affiliation_strings":["Fuzhou University,College of Computer and Data Science,Fuzhou,China","College of Computer and Data Science, Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"Fuzhou University,College of Computer and Data Science,Fuzhou,China","institution_ids":["https://openalex.org/I80947539"]},{"raw_affiliation_string":"College of Computer and Data Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026360382","display_name":"Liliang Yang","orcid":"https://orcid.org/0009-0001-2684-5402"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liliang Yang","raw_affiliation_strings":["Fuzhou University,College of Computer and Data Science,Fuzhou,China","College of Computer and Data Science, Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"Fuzhou University,College of Computer and Data Science,Fuzhou,China","institution_ids":["https://openalex.org/I80947539"]},{"raw_affiliation_string":"College of Computer and Data Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049556953","display_name":"Zhen Zhuang","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen Zhuang","raw_affiliation_strings":["Fuzhou University,College of Computer and Data Science,Fuzhou,China","College of Computer and Data Science, Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"Fuzhou University,College of Computer and Data Science,Fuzhou,China","institution_ids":["https://openalex.org/I80947539"]},{"raw_affiliation_string":"College of Computer and Data Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045753829","display_name":"Genggeng Liu","orcid":"https://orcid.org/0000-0002-3099-4371"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Genggeng Liu","raw_affiliation_strings":["Fuzhou University,College of Computer and Data Science,Fuzhou,China","College of Computer and Data Science, Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"Fuzhou University,College of Computer and Data Science,Fuzhou,China","institution_ids":["https://openalex.org/I80947539"]},{"raw_affiliation_string":"College of Computer and Data Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017381514","display_name":"Xing Huang","orcid":"https://orcid.org/0000-0002-5396-110X"},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xing Huang","raw_affiliation_strings":["Northwestern Polytechnical University,School of Computer Science,Xi&#x2019;an,China"],"affiliations":[{"raw_affiliation_string":"Northwestern Polytechnical University,School of Computer Science,Xi&#x2019;an,China","institution_ids":["https://openalex.org/I17145004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100429106","display_name":"Wenhao Liu","orcid":"https://orcid.org/0000-0001-9757-1077"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wen-Hao Liu","raw_affiliation_strings":["Cadence Design Systems Inc.,Custom IC and PCB Group,San Jose,California,United States","Custom IC and PCB Group, Cadence Design Systems Inc., San Jose, California, United States"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems Inc.,Custom IC and PCB Group,San Jose,California,United States","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Custom IC and PCB Group, Cadence Design Systems Inc., San Jose, California, United States","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073705099","display_name":"Ting-Chi Wang","orcid":"https://orcid.org/0000-0002-3435-0418"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Chi Wang","raw_affiliation_strings":["National Tsing Hua University,Department of Computer Science,Taiwan","Department of Computer Science, National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University,Department of Computer Science,Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5074903175"],"corresponding_institution_ids":["https://openalex.org/I80947539"],"apc_list":null,"apc_paid":null,"fwci":0.366,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.57669171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.7512348890304565},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7466801404953003},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6650962233543396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6500473618507385},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6169613003730774},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5926106572151184},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5580306649208069},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5546872019767761},{"id":"https://openalex.org/keywords/partition-problem","display_name":"Partition problem","score":0.4679758846759796},{"id":"https://openalex.org/keywords/track","display_name":"Track (disk drive)","score":0.4595126211643219},{"id":"https://openalex.org/keywords/assignment-problem","display_name":"Assignment problem","score":0.43840688467025757},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4379824101924896},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4170927107334137},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.313384085893631},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16818875074386597},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1333216428756714},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12588390707969666}],"concepts":[{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.7512348890304565},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7466801404953003},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6650962233543396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6500473618507385},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6169613003730774},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5926106572151184},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5580306649208069},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5546872019767761},{"id":"https://openalex.org/C35995877","wikidata":"https://www.wikidata.org/wiki/Q1065968","display_name":"Partition problem","level":3,"score":0.4679758846759796},{"id":"https://openalex.org/C89992363","wikidata":"https://www.wikidata.org/wiki/Q5961558","display_name":"Track (disk drive)","level":2,"score":0.4595126211643219},{"id":"https://openalex.org/C85044808","wikidata":"https://www.wikidata.org/wiki/Q620614","display_name":"Assignment problem","level":2,"score":0.43840688467025757},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4379824101924896},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4170927107334137},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.313384085893631},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16818875074386597},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1333216428756714},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12588390707969666},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939624","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939624","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W581518716","https://openalex.org/W1975619379","https://openalex.org/W1978226299","https://openalex.org/W1992200860","https://openalex.org/W2022844803","https://openalex.org/W2046079692","https://openalex.org/W2061344791","https://openalex.org/W2115734116","https://openalex.org/W2154308245","https://openalex.org/W2293811830","https://openalex.org/W2347098851","https://openalex.org/W2619603071","https://openalex.org/W2624895414","https://openalex.org/W2946549126","https://openalex.org/W3145272032","https://openalex.org/W3148798416","https://openalex.org/W3175861029","https://openalex.org/W3195862770","https://openalex.org/W4229539033","https://openalex.org/W4244849466","https://openalex.org/W4255326129","https://openalex.org/W7025192221"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2121535159","https://openalex.org/W4252515496","https://openalex.org/W2101467546","https://openalex.org/W3173869321","https://openalex.org/W3115392711","https://openalex.org/W2033396986","https://openalex.org/W4318948887"],"abstract_inverted_index":{"Routability":[0],"has":[1,166],"always":[2],"been":[3],"a":[4,61,75,132,143,167],"very":[5],"challenging":[6],"issue":[7],"in":[8,20],"Very":[9],"Large":[10],"Scale":[11],"Integrated":[12],"(VLSI)":[13],"circuit":[14],"design.":[15],"The":[16],"routability":[17,53,169],"is":[18,115,136,146],"considered":[19],"track":[21,40,68,113],"assignment":[22,41,69,114],"so":[23],"that":[24,164],"the":[25,32,51,85,100,103,119,140,152,156,159,173],"global":[26,86,104],"routing":[27,105],"results":[28,162],"can":[29],"better":[30,168],"match":[31],"requirements":[33],"of":[34,99,158],"detailed":[35],"routing.":[36],"However,":[37],"existing":[38,174],"heuristic":[39],"algorithms":[42],"are":[43,92],"prone":[44],"to":[45,94,117,138,148],"local":[46,88],"optimality,":[47],"which":[48,73],"cannot":[49],"provide":[50],"accurate":[52],"estimation.":[54],"To":[55],"overcome":[56],"this":[57],"limitation,":[58],"we":[59],"propose":[60],"scalable":[62],"parallel":[63],"Integer":[64],"Linear":[65],"Programming":[66],"(ILP)-based":[67],"algorithm,":[70],"called":[71],"SPTA,":[72],"employs":[74],"two-stage":[76,133],"partition":[77,134],"strategy.":[78],"First,":[79],"by":[80],"taking":[81],"into":[82],"account":[83],"both":[84],"and":[87],"nets,":[89],"all":[90],"wires":[91],"assigned":[93],"tracks,":[95],"making":[96],"full":[97],"use":[98],"information":[101],"from":[102],"results.":[106],"Second,":[107],"an":[108],"efficient":[109],"ILP":[110],"model":[111],"for":[112],"proposed":[116,147],"minimize":[118],"overlap":[120],"between":[121],"iroutes":[122],"<sup":[123],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[124],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sup>":[125],",":[126],"thus":[127],"significantly":[128],"improving":[129],"routability.":[130],"Third,":[131],"strategy":[135],"designed":[137],"reduce":[139],"runtime.":[141],"Finally,":[142],"panel-subpanel-level":[144],"parallelism":[145],"further":[149],"speed":[150],"up":[151],"algorithm":[153],"without":[154],"sacrificing":[155],"quality":[157],"solutions.":[160],"Experimental":[161],"show":[163],"SPTA":[165],"estimation":[170],"compared":[171],"with":[172],"algorithms.":[175]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}