{"id":"https://openalex.org/W4308651023","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939600","title":"Embedded TCP/IP Controller for a RISC-V SoC","display_name":"Embedded TCP/IP Controller for a RISC-V SoC","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308651023","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939600"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109131651","display_name":"Chun-Jen Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chun-Jen Tsai","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039577074","display_name":"Yi-De Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-De Lee","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109131651"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.3614,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57728866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7359873652458191},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.697045087814331},{"id":"https://openalex.org/keywords/internet-protocol-suite","display_name":"Internet protocol suite","score":0.5581661462783813},{"id":"https://openalex.org/keywords/network-interface-controller","display_name":"Network interface controller","score":0.522476315498352},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5019311904907227},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.47082144021987915},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.43442660570144653},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4178743064403534},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.41112542152404785},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.3457707166671753},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3338685631752014},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3186255097389221},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3174764811992645},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.30822643637657166},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.20326578617095947},{"id":"https://openalex.org/keywords/the-internet","display_name":"The Internet","score":0.08565309643745422}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7359873652458191},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.697045087814331},{"id":"https://openalex.org/C65567647","wikidata":"https://www.wikidata.org/wiki/Q81414","display_name":"Internet protocol suite","level":3,"score":0.5581661462783813},{"id":"https://openalex.org/C171659815","wikidata":"https://www.wikidata.org/wiki/Q165233","display_name":"Network interface controller","level":2,"score":0.522476315498352},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5019311904907227},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.47082144021987915},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.43442660570144653},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4178743064403534},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.41112542152404785},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.3457707166671753},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3338685631752014},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3186255097389221},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3174764811992645},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.30822643637657166},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.20326578617095947},{"id":"https://openalex.org/C110875604","wikidata":"https://www.wikidata.org/wiki/Q75","display_name":"The Internet","level":2,"score":0.08565309643745422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322108","display_name":"Ministry of Science and Technology","ror":"https://ror.org/032e49973"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1563299586","https://openalex.org/W1999544389","https://openalex.org/W2078684065","https://openalex.org/W2102596689","https://openalex.org/W2103403705","https://openalex.org/W2108494977","https://openalex.org/W2140403506","https://openalex.org/W2584438023","https://openalex.org/W2786375001","https://openalex.org/W2914960138","https://openalex.org/W2965759956","https://openalex.org/W3022198264","https://openalex.org/W4244923394","https://openalex.org/W6633836547"],"related_works":["https://openalex.org/W2739791233","https://openalex.org/W1794141609","https://openalex.org/W1971358294","https://openalex.org/W1501464578","https://openalex.org/W2022588050","https://openalex.org/W3004221938","https://openalex.org/W2182501905","https://openalex.org/W4281762513","https://openalex.org/W2151176684","https://openalex.org/W2385482404"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"the":[5,20,28,47,83,87,112,125,132,137,143],"design":[6],"of":[7,27],"an":[8,14,78],"open-source":[9],"RISC-V":[10,93],"application":[11],"processor":[12,62,84,157],"with":[13],"embedded":[15],"TCP/IP":[16,21,48,67,89],"network":[17,127,134],"module.":[18],"Traditionally,":[19],"stack":[22,90,135],"is":[23,70,98],"a":[24,42,55,61,65,72,103,155],"software":[25,56,133],"layer":[26],"OS":[29],"kernel":[30],"due":[31],"to":[32,59,63,122,161],"its":[33],"complex":[34],"control":[35,49],"behavior.":[36],"However,":[37,58],"previous":[38],"studies":[39],"show":[40,110],"that":[41,111],"hardwired":[43],"logic":[44,68,81],"can":[45,117,146,158],"perform":[46],"algorithms":[50],"much":[51],"more":[52],"efficiently":[53,69],"than":[54],"implementation.":[57],"allow":[60],"invoke":[64],"hardware":[66,88],"not":[71],"trivial":[73],"task.":[74],"This":[75],"paper":[76],"proposes":[77],"efficient":[79],"interface":[80],"between":[82],"core":[85],"and":[86,100],"through":[91],"user-defined":[92],"instructions.":[94],"The":[95],"proposed":[96,126,144],"architecture":[97,145],"implemented":[99],"verified":[101],"on":[102],"Xilinx":[104],"FPGA":[105],"development":[106],"board.":[107],"Experimental":[108],"results":[109],"average":[113],"end-to-end":[114],"packet":[115,167],"delay":[116],"be":[118,147,159],"reduced":[119],"by":[120],"up":[121],"99%":[123],"using":[124],"module":[128],"when":[129],"compared":[130],"against":[131],"under":[136],"FreeRTOS":[138],"real-time":[139],"operating":[140],"system.":[141],"Therefore,":[142],"very":[148],"useful":[149],"for":[150],"deeply-embedded":[151],"IOT":[152],"devices":[153],"where":[154],"low-power":[156],"used":[160],"handle":[162],"low-latency":[163],"high":[164],"throughput":[165],"IP":[166],"transmissions.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}