{"id":"https://openalex.org/W4308654939","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939595","title":"Investigation on Performance, Power, Area Trade-Offs using Deterministic and Monte-Carlo Process Variation Aware Synthesis Flows","display_name":"Investigation on Performance, Power, Area Trade-Offs using Deterministic and Monte-Carlo Process Variation Aware Synthesis Flows","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308654939","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939595"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063643730","display_name":"Nikolaos Blias","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Nikolaos Blias","raw_affiliation_strings":["University of Thessaly,EECE Department,Volos,Greece","EECE Department, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,EECE Department,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]},{"raw_affiliation_string":"EECE Department, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035300872","display_name":"Iordanis Lilitsis","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Iordanis Lilitsis","raw_affiliation_strings":["University of Thessaly,EECE Department,Volos,Greece","EECE Department, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,EECE Department,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]},{"raw_affiliation_string":"EECE Department, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057901469","display_name":"Stavros Simoglou","orcid":"https://orcid.org/0000-0003-0015-7510"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Stavros Simoglou","raw_affiliation_strings":["University of Thessaly,EECE Department,Volos,Greece","EECE Department, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,EECE Department,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]},{"raw_affiliation_string":"EECE Department, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038972624","display_name":"Evangelos Bakas","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Evangelos Bakas","raw_affiliation_strings":["University of Thessaly,EECE Department,Volos,Greece","EECE Department, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,EECE Department,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]},{"raw_affiliation_string":"EECE Department, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103066371","display_name":"Christos Sotiriou","orcid":"https://orcid.org/0000-0001-9318-474X"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christos Sotiriou","raw_affiliation_strings":["University of Thessaly,EECE Department,Volos,Greece","EECE Department, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,EECE Department,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]},{"raw_affiliation_string":"EECE Department, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5063643730"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.2321,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51674208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7193964719772339},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6880989074707031},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.604649007320404},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.54557204246521},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5129496455192566},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.4563811421394348},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.38827797770500183},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37146657705307007},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3639468550682068},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2661899924278259},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2616082727909088},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18189597129821777},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16652587056159973},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.13192057609558105}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7193964719772339},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6880989074707031},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.604649007320404},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.54557204246521},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5129496455192566},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.4563811421394348},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38827797770500183},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37146657705307007},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3639468550682068},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2661899924278259},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2616082727909088},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18189597129821777},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16652587056159973},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.13192057609558105},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/71717","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/71717","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W658677875","https://openalex.org/W1966741973","https://openalex.org/W2054137409","https://openalex.org/W2346205343"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2097839191","https://openalex.org/W2132107645","https://openalex.org/W3200538824","https://openalex.org/W2505126014","https://openalex.org/W2014496217","https://openalex.org/W3007361144","https://openalex.org/W4231098049","https://openalex.org/W1942958796","https://openalex.org/W2144630005"],"abstract_inverted_index":{"Process":[0],"variation":[1,49,176,253],"has":[2,46,67,94],"proven":[3],"to":[4,118,183,189],"be":[5],"one":[6,25],"of":[7,20,71,167,171],"the":[8,24,27,34,56,59,69,92,120,139,179,190,251],"higher":[9],"impacting":[10],"factors":[11],"in":[12,31,84,217,224],"modern":[13],"Application-Specific":[14],"Integrated":[15],"Circuit":[16],"(ASIC)":[17],"flows":[18],"Quality":[19],"Results":[21],"(QoR).":[22],"On":[23,55],"hand,":[26,58],"excessive":[28],"MOSFET":[29],"shrinking,":[30],"combination":[32],"with":[33,89],"less":[35],"potent":[36],"metallization":[37],"layers":[38],"shrinking":[39],"ability":[40],"at":[41,138,178,206,232,258],"cutting":[42],"edge":[43],"technology":[44,74,204],"nodes,":[45,75],"rendered":[47],"process":[48,175],"effects":[50],"more":[51,53],"and":[52,114,161,173,210,213,221],"pronounced.":[54],"other":[57],"ever-increasing":[60],"market":[61],"competition":[62],"between":[63],"hi-tech":[64],"semiconductor":[65],"companies":[66],"promoted":[68],"adoption":[70],"immature,":[72],"emerging":[73],"which":[76],"are":[77,105,116,135],"not":[78],"adequately":[79],"calibrated":[80],"for":[81,123,201,239],"high":[82],"yield":[83,126,214],"mass":[85,129],"production.":[86],"To":[87],"cope":[88],"these":[90],"issues,":[91],"industry":[93],"adopted":[95],"a":[96,159,162,185,247],"test-calibrate-produce":[97],"strategy,":[98],"meaning":[99],"that":[100],"design-specific":[101],"golden":[102,133],"silicon":[103],"data":[104,134],"obtained":[106],"by":[107],"relatively":[108],"inexpensive":[109],"test":[110],"chip":[111],"fabrication":[112],"runs":[113],"then":[115],"used":[117,137],"calibrate":[119],"ASIC":[121,140,191],"flow":[122,141],"highest":[124],"possible":[125],"on":[127,227,250,255],"expensive":[128],"production,":[130],"accordingly.":[131],"These":[132],"typically":[136],"Back-End,":[142],"i.":[143],"e.":[144],"Place":[145],"&":[146],"Route,":[147],"Clock":[148],"Tree":[149],"Synthesis,":[150],"In-Place":[151],"Optimization,":[152],"Sign-Off.":[153],"In":[154],"this":[155],"work,":[156],"we":[157],"present":[158],"deterministic":[160],"Monte-Carlo":[163,244],"based":[164],"methodology,":[165],"capable":[166],"providing":[168],"an":[169],"insight":[170],"inter-wafer":[172],"intra-die":[174],"impact,":[177],"post-synthesis":[180],"gate":[181],"level,":[182],"provide":[184],"better":[186],"initial":[187],"solution":[188],"Back-End.":[192],"Both":[193],"methodologies":[194],"were":[195],"tested":[196],"using":[197],"four":[198],"open-source":[199],"designs":[200],"4":[202],"different":[203],"libraries":[205],"250,":[207],"130,":[208],"40,":[209],"7":[211],"nm,":[212],"9.74%":[215],"improvement":[216,223],"total":[218],"cell":[219],"area":[220],"22.14%":[222],"leakage":[225],"power,":[226],"average,":[228],"over":[229],"netlists":[230,256],"synthesized":[231,257],"worst":[233],"case,":[234],"while":[235],"meeting":[236],"worst-case":[237],"timing":[238],"all":[240],"libraries.":[241],"Also,":[242],"our":[243],"methodology":[245],"provides":[246],"predictive":[248],"view":[249],"random":[252],"impact":[254],"typical":[259],"corner.":[260]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2022-11-13T00:00:00"}