{"id":"https://openalex.org/W4308659671","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939593","title":"Design and characterisation of a Physically Unclonable Function on FPGA using second-order compensated measurement","display_name":"Design and characterisation of a Physically Unclonable Function on FPGA using second-order compensated measurement","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308659671","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939593"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082478523","display_name":"Jorge Fern\u00e1ndez-Arag\u00f3n","orcid":null},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J. Fernandez-Aragon","raw_affiliation_strings":["Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077570184","display_name":"Guillermo D\u00edez-Se\u00f1orans","orcid":"https://orcid.org/0000-0001-9131-0861"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Diez-Senorans","raw_affiliation_strings":["Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024907644","display_name":"Miguel Garcia-Bosque","orcid":"https://orcid.org/0000-0001-8648-6248"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Garcia-Bosque","raw_affiliation_strings":["Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075718351","display_name":"S. Celma","orcid":"https://orcid.org/0000-0003-0182-7723"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. Celma","raw_affiliation_strings":["Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","institution_ids":["https://openalex.org/I255234318"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082478523"],"corresponding_institution_ids":["https://openalex.org/I255234318"],"apc_list":null,"apc_paid":null,"fwci":0.4541,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60264284,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9697999954223633,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.9262528419494629},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8587570190429688},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.7863260507583618},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5931384563446045},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5064738988876343},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4586172103881836},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.4151320159435272},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.33089399337768555},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32663923501968384},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24026522040367126},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22421863675117493}],"concepts":[{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.9262528419494629},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8587570190429688},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.7863260507583618},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5931384563446045},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5064738988876343},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4586172103881836},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.4151320159435272},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.33089399337768555},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32663923501968384},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24026522040367126},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22421863675117493},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W178487800","https://openalex.org/W609951012","https://openalex.org/W2126460857","https://openalex.org/W3092407863"],"related_works":["https://openalex.org/W2373258662","https://openalex.org/W2087284241","https://openalex.org/W2167583372","https://openalex.org/W2581020247","https://openalex.org/W3026198779","https://openalex.org/W2896351321","https://openalex.org/W1972402896","https://openalex.org/W4285107159","https://openalex.org/W2124874986","https://openalex.org/W3006530033"],"abstract_inverted_index":{"Physically":[0],"unclonable":[1],"functions":[2],"(PUFs)":[3],"have":[4,21],"become":[5],"an":[6],"important":[7],"area":[8],"of":[9,14],"study":[10],"in":[11,30],"the":[12,59,63],"field":[13],"hardware":[15],"security.":[16],"In":[17],"this":[18],"paper":[19],"we":[20],"designed":[22],"a":[23,36],"ring":[24],"oscillator":[25],"PUF":[26],"(RO-PUF)":[27],"implemented":[28],"it":[29,34,49],"FPGA":[31],"and":[32],"characterised":[33],"using":[35],"new":[37],"concept:":[38],"second-order":[39],"compensated":[40],"measurement":[41],"by":[42],"two-bit":[43],"extraction.":[44],"The":[45],"results":[46],"show":[47],"that":[48],"is":[50],"possible":[51],"to":[52,57,66],"use":[53],"two":[54],"quality":[55],"bits":[56],"generate":[58],"response,":[60],"thus":[61],"improving":[62],"performance":[64],"compared":[65],"conventional":[67],"RO-PUFs.":[68]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}