{"id":"https://openalex.org/W4308659743","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939590","title":"RIBiT: Reduced Intra-flit Bit Transitions for Bufferless NoC","display_name":"RIBiT: Reduced Intra-flit Bit Transitions for Bufferless NoC","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308659743","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939590"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080613863","display_name":"Akshay Sarman","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Akshay Sarman","raw_affiliation_strings":["CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India","Division of Electronics Engineering, School of Engineering, CUSAT, Cochin, India"],"affiliations":[{"raw_affiliation_string":"CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India","institution_ids":["https://openalex.org/I20497027"]},{"raw_affiliation_string":"Division of Electronics Engineering, School of Engineering, CUSAT, Cochin, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037206561","display_name":"Alwin Shaju","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alwin Shaju","raw_affiliation_strings":["CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India","Division of Electronics Engineering, School of Engineering, CUSAT, Cochin, India"],"affiliations":[{"raw_affiliation_string":"CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India","institution_ids":["https://openalex.org/I20497027"]},{"raw_affiliation_string":"Division of Electronics Engineering, School of Engineering, CUSAT, Cochin, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088732810","display_name":"Rose George Kunthara","orcid":"https://orcid.org/0000-0001-5376-5718"},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rose George Kunthara","raw_affiliation_strings":["CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India","Division of Electronics Engineering, School of Engineering, CUSAT, Cochin, India"],"affiliations":[{"raw_affiliation_string":"CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India","institution_ids":["https://openalex.org/I20497027"]},{"raw_affiliation_string":"Division of Electronics Engineering, School of Engineering, CUSAT, Cochin, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077846573","display_name":"K Neethu","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neethu K","raw_affiliation_strings":["CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India","Division of Electronics Engineering, School of Engineering, CUSAT, Cochin, India"],"affiliations":[{"raw_affiliation_string":"CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India","institution_ids":["https://openalex.org/I20497027"]},{"raw_affiliation_string":"Division of Electronics Engineering, School of Engineering, CUSAT, Cochin, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069049870","display_name":"Rekha K. James","orcid":"https://orcid.org/0000-0002-4149-1358"},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rekha K James","raw_affiliation_strings":["CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India","Division of Electronics Engineering, School of Engineering, CUSAT, Cochin, India"],"affiliations":[{"raw_affiliation_string":"CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India","institution_ids":["https://openalex.org/I20497027"]},{"raw_affiliation_string":"Division of Electronics Engineering, School of Engineering, CUSAT, Cochin, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021641760","display_name":"John Jose","orcid":"https://orcid.org/0000-0002-0314-8778"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"John Jose","raw_affiliation_strings":["Indian Institute of Technology Guwahati,Dept. of Computer Science and Engineering,Guwahati,India","Dept. of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati,Dept. of Computer Science and Engineering,Guwahati,India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5080613863"],"corresponding_institution_ids":["https://openalex.org/I20497027"],"apc_list":null,"apc_paid":null,"fwci":0.9669,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76788012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7575898170471191},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6940202116966248},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6825344562530518},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6083666086196899},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5885319113731384},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.543048083782196},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4889022409915924},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4808698296546936},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47857168316841125},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47283750772476196},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4247416853904724},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4148048758506775},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4070557951927185},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22090739011764526}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7575898170471191},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6940202116966248},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6825344562530518},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6083666086196899},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5885319113731384},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.543048083782196},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4889022409915924},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4808698296546936},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47857168316841125},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47283750772476196},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4247416853904724},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4148048758506775},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4070557951927185},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22090739011764526},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1966648701","https://openalex.org/W2005177225","https://openalex.org/W2050140640","https://openalex.org/W2071147846","https://openalex.org/W2110113956","https://openalex.org/W2134857537","https://openalex.org/W2144476064","https://openalex.org/W2150007533","https://openalex.org/W2158411430","https://openalex.org/W2160010046","https://openalex.org/W2160610190","https://openalex.org/W2160642395","https://openalex.org/W2163801103","https://openalex.org/W2165072326","https://openalex.org/W2179513480","https://openalex.org/W2319934965","https://openalex.org/W2900095825","https://openalex.org/W2945507913","https://openalex.org/W2968535918","https://openalex.org/W3009950104","https://openalex.org/W3110147538","https://openalex.org/W3140261852","https://openalex.org/W3174237980","https://openalex.org/W3212877243","https://openalex.org/W4205608751","https://openalex.org/W4252360343","https://openalex.org/W4255365631","https://openalex.org/W6786395824","https://openalex.org/W6805453576"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2560886726","https://openalex.org/W2091258882","https://openalex.org/W2541438272","https://openalex.org/W2013729863","https://openalex.org/W3006485811","https://openalex.org/W2510977931","https://openalex.org/W2181632526"],"abstract_inverted_index":{"In":[0,95],"modern":[1],"Tiled":[2],"Chip":[3,10],"Multicore":[4],"Processor":[5],"(TCMP)":[6],"systems,":[7],"Network":[8,106],"on":[9],"(NoC)":[11],"is":[12,42,70,91,155],"the":[13,35,55,92,131,153,179,210],"preferred":[14],"interconnect":[15],"solution":[16],"to":[17,31,48,54,72,110,126,178,209],"overcome":[18],"scalability":[19],"and":[20,37,76,174],"performance":[21],"bottleneck":[22],"issues":[23],"that":[24,195],"conventional":[25],"bus-based":[26],"architectures":[27],"face.":[28],"For":[29],"low":[30],"medium":[32],"NoC":[33,80,97,115],"traffic,":[34],"energy":[36],"area":[38],"efficient":[39],"bufferless":[40,124],"router":[41],"a":[43,66,119,145,161],"better":[44],"design":[45,198],"choice":[46],"compared":[47],"buffered":[49],"structures.":[50],"Dynamic":[51],"power":[52,59,112],"contributes":[53],"majority":[56],"of":[57,68,88,148,167],"total":[58,85],"dissipation":[60,113],"during":[61],"data":[62,99,120,158],"transmission":[63],"whereas":[64],"only":[65],"fraction":[67],"it":[69],"due":[71],"leakage":[73],"power.":[74,140],"Self-switching":[75],"cross-coupling":[77],"activities":[78],"across":[79,114],"links":[81],"are":[82,102,181],"responsible":[83],"for":[84,123,183],"dynamic":[86,138],"power,":[87],"which":[89,133],"latter":[90],"prime":[93],"contributor.":[94],"any":[96],"system,":[98],"encoding":[100,121,150,186],"techniques":[101],"generally":[103],"employed":[104],"at":[105],"Interface":[107],"(NI)":[108],"level":[109],"minimize":[111,127],"links.":[116],"We":[117],"propose":[118],"mechanism":[122],"NoCs":[125],"bit":[128,205],"transitions":[129,206],"within":[130],"flit":[132,154],"will":[134],"result":[135],"in":[136,203,207],"reduced":[137],"link":[139],"Our":[141],"suggested":[142],"approach":[143,199],"leverages":[144],"modified":[146],"version":[147],"Delta":[149],"technique":[151],"where":[152],"encoded":[156],"into":[157],"differences":[159],"by":[160],"configurable":[162],"module":[163],"placed":[164],"inside":[165],"NI":[166],"each":[168],"core.":[169],"No":[170],"additional":[171],"control":[172],"lines":[173],"hence":[175],"no":[176],"changes":[177],"network":[180],"required":[182],"our":[184,196],"proposed":[185,197],"scheme.":[187],"Experimental":[188],"analysis":[189],"done":[190],"using":[191],"Xilinx":[192],"Vivado":[193],"shows":[194],"has":[200],"significant":[201],"reduction":[202],"intra-flit":[204],"comparison":[208],"baseline":[211],"designs.":[212]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}