{"id":"https://openalex.org/W4308654526","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939587","title":"A Circuit-Level SPICE Modeling Strategy for the Simulation of Behavioral Variability in ReRAM","display_name":"A Circuit-Level SPICE Modeling Strategy for the Simulation of Behavioral Variability in ReRAM","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308654526","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939587"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939587","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939587","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/381478","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037961871","display_name":"Jose Cayo","orcid":null},"institutions":[{"id":"https://openalex.org/I75778554","display_name":"Federico Santa Mar\u00eda Technical University","ror":"https://ror.org/05510vn56","country_code":"CL","type":"education","lineage":["https://openalex.org/I75778554"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Jose Cayo","raw_affiliation_strings":["Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile","Dept. of Electronic Engineering, Universidad Tecnica Federico Santa Maria (UTFSM), Valparaiso, Chile"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile","institution_ids":["https://openalex.org/I75778554"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, Universidad Tecnica Federico Santa Maria (UTFSM), Valparaiso, Chile","institution_ids":["https://openalex.org/I75778554"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030851089","display_name":"Ioannis Vourkas","orcid":"https://orcid.org/0000-0002-7036-8092"},"institutions":[{"id":"https://openalex.org/I75778554","display_name":"Federico Santa Mar\u00eda Technical University","ror":"https://ror.org/05510vn56","country_code":"CL","type":"education","lineage":["https://openalex.org/I75778554"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Ioannis Vourkas","raw_affiliation_strings":["Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile","Dept. of Electronic Engineering, Universidad Tecnica Federico Santa Maria (UTFSM), Valparaiso, Chile"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile","institution_ids":["https://openalex.org/I75778554"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, Universidad Tecnica Federico Santa Maria (UTFSM), Valparaiso, Chile","institution_ids":["https://openalex.org/I75778554"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063332575","display_name":"Antonio Rubio","orcid":"https://orcid.org/0000-0003-1625-1472"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Rubio","raw_affiliation_strings":["Universitat Politècnica de Catalunya (UPC),Dept. of Electronic Engineering,Barcelona,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Politècnica de Catalunya (UPC),Dept. of Electronic Engineering,Barcelona,Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4727,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.89787181,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9591324925422668},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7996984720230103},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5925325751304626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5856429934501648},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5408066511154175},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4968409836292267},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47857072949409485},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.42179229855537415},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4126625955104828},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3989526629447937},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19345998764038086},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17358103394508362}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9591324925422668},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7996984720230103},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5925325751304626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5856429934501648},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5408066511154175},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4968409836292267},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47857072949409485},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.42179229855537415},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4126625955104828},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3989526629447937},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19345998764038086},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17358103394508362},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939587","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939587","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/381478","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/381478","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/381478","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/381478","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2089597903","https://openalex.org/W2119247813","https://openalex.org/W2245173025","https://openalex.org/W2468082729","https://openalex.org/W2891777323","https://openalex.org/W2902302986","https://openalex.org/W2942782536","https://openalex.org/W2944289649","https://openalex.org/W3024239688","https://openalex.org/W3037867681","https://openalex.org/W3047178033","https://openalex.org/W3082899001","https://openalex.org/W3171255312","https://openalex.org/W4312375471","https://openalex.org/W6677741674","https://openalex.org/W6756491677"],"related_works":["https://openalex.org/W2015297467","https://openalex.org/W2105831835","https://openalex.org/W2035017065","https://openalex.org/W2094066961","https://openalex.org/W2285231005","https://openalex.org/W2323645878","https://openalex.org/W3195722497","https://openalex.org/W3049246456","https://openalex.org/W4241208885","https://openalex.org/W2159731583"],"abstract_inverted_index":{"The":[0,40],"intrinsic":[1],"behavioral":[2],"variability":[3,70],"in":[4,76,101,117],"resistive":[5],"switching":[6,30],"devices":[7],"(also":[8],"known":[9],"as":[10,34],"\"memristors\"":[11],"or":[12,21],"\"ReRAM":[13],"devices\")":[14],"can":[15],"be":[16],"a":[17,61,88],"reliability":[18],"limiting":[19],"factor":[20],"an":[22],"opportunity":[23],"for":[24,104],"applications":[25],"where":[26],"randomness":[27],"of":[28,43,87,125,133,140,150],"resistance":[29],"is":[31],"essential,":[32],"such":[33],"hardware":[35],"security":[36],"and":[37,93,145],"stochastic":[38],"computing.":[39],"realistic":[41],"assessment":[42],"ReRAM-based":[44],"circuits":[45,153],"&":[46,154],"systems":[47,155],"towards":[48,130],"practical":[49],"exploitation":[50],"requires":[51],"variability-aware":[52],"ReRAM":[53,73,91,127,143,157],"modeling.":[54],"In":[55],"this":[56],"context,":[57],"here":[58],"we":[59],"present":[60],"versatile,":[62],"circuit-level":[63],"implementation":[64],"strategy":[65,121],"to":[66,71,95,113,136,146],"incorporate":[67],"cycle-to-cycle":[68],"(C2C)":[69],"the":[72,81,97,118,123,131,138,141,148],"model":[74,129],"parameters":[75],"SPICE":[77],"simulations.":[78],"We":[79],"evaluated":[80],"proposed":[82],"approach":[83],"with":[84],"threshold-based":[85],"models":[86],"voltage-controlled":[89],"bipolar":[90],"device":[92,128],"managed":[94],"reproduce":[96],"main":[98],"features":[99],"observed":[100],"experimental":[102],"curves":[103],"different":[105],"pulsed":[106],"voltage":[107],"inputs.":[108],"With":[109],"key":[110],"upgrades,":[111],"compared":[112],"previous":[114],"approaches":[115],"found":[116],"literature,":[119],"our":[120],"enables":[122],"enhancement":[124],"any":[126,151],"exploration":[132],"new":[134],"ways":[135],"make":[137],"most":[139],"C2C":[142],"variability,":[144],"test":[147],"robustness":[149],"designed":[152],"against":[156],"variability.":[158]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}