{"id":"https://openalex.org/W4308651035","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939581","title":"A novel wide frequency range 65nm CMOS VCO","display_name":"A novel wide frequency range 65nm CMOS VCO","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308651035","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939581"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939581","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006497852","display_name":"Dimitrios Samaras","orcid":"https://orcid.org/0000-0002-1018-008X"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Dimitrios Samaras","raw_affiliation_strings":["Aristotle University of Thessaloniki,Department of Electrical and Computer Engineering,Thessaloniki,Greece","Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki,Department of Electrical and Computer Engineering,Thessaloniki,Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084023370","display_name":"\u0391\u03bd\u03b4\u03c1\u03ad\u03b1\u03c2 \u03a4\u03c3\u03b9\u03bc\u03c0\u03cc\u03c2","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Andreas Tsimpos","raw_affiliation_strings":["Aristotle University of Thessaloniki,Department of Electrical and Computer Engineering,Thessaloniki,Greece","Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki,Department of Electrical and Computer Engineering,Thessaloniki,Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009584271","display_name":"Alkis Hatzopoulos","orcid":"https://orcid.org/0000-0002-4030-8355"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkis Hatzopoulos","raw_affiliation_strings":["Aristotle University of Thessaloniki,Department of Electrical and Computer Engineering,Thessaloniki,Greece","Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki,Department of Electrical and Computer Engineering,Thessaloniki,Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006497852"],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":0.2744,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.53498171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8573741912841797},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.8468893766403198},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.7559640407562256},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6792964935302734},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6305363178253174},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.5603729486465454},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5229959487915039},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4520754814147949},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4388490915298462},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.43785473704338074},{"id":"https://openalex.org/keywords/frequency-drift","display_name":"Frequency drift","score":0.4342942535877228},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.422102153301239},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.4125179052352905},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4122244119644165},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.34271439909935},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2976537346839905},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.29549551010131836},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.07288002967834473}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8573741912841797},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.8468893766403198},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7559640407562256},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6792964935302734},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6305363178253174},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.5603729486465454},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5229959487915039},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4520754814147949},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4388490915298462},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.43785473704338074},{"id":"https://openalex.org/C122348159","wikidata":"https://www.wikidata.org/wiki/Q5502869","display_name":"Frequency drift","level":4,"score":0.4342942535877228},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.422102153301239},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.4125179052352905},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4122244119644165},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.34271439909935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2976537346839905},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.29549551010131836},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.07288002967834473},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939581","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W2142168410","https://openalex.org/W2160970576","https://openalex.org/W2505670954","https://openalex.org/W2782796543","https://openalex.org/W2897534767","https://openalex.org/W2907503472","https://openalex.org/W3088452724","https://openalex.org/W3098639703","https://openalex.org/W6683653389","https://openalex.org/W6783269288"],"related_works":["https://openalex.org/W2377236684","https://openalex.org/W2379918304","https://openalex.org/W2392125215","https://openalex.org/W2375512195","https://openalex.org/W2120895593","https://openalex.org/W2122743700","https://openalex.org/W2011162681","https://openalex.org/W2909195957","https://openalex.org/W4294363343","https://openalex.org/W2027706551"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,10,95],"novel":[4],"ring":[5,86,109],"oscillator":[6,87],"based":[7],"VCO":[8],"using":[9,41,90],"programmable":[11],"low-dropout":[12],"regulator":[13],"(LDO)":[14],"for":[15,31,100,107],"coarse":[16],"frequency":[17,50,59,72],"tuning,":[18],"which":[19],"offers":[20],"wide":[21],"tuning":[22],"range,":[23],"low":[24,28],"phase":[25,112],"noise":[26,113],"and":[27,79,103],"die":[29],"area":[30],"integer":[32],"or":[33],"fractional-N":[34],"PLLs":[35],"is":[36,40,74,88,114,128],"proposed.":[37],"This":[38],"design":[39,127],"two":[42,62],"paths":[43],"to":[44,66],"cover":[45],"more":[46,63],"frequencies.":[47],"The":[48,71,111],"high":[49],"path":[51,60],"uses":[52],"three":[53],"delay":[54,64],"cells,":[55],"while":[56,120],"the":[57,68,85,101,108,121,125],"lower":[58],"enables":[61],"cells":[65],"reduce":[67],"output":[69],"frequency.":[70],"coverage":[73],"2.75":[75],"\u2013":[76,81],"3.7":[77],"GHz":[78],"4.5":[80],"5.7":[82],"GHz.":[83],"Finally,":[84],"designed":[89],"65nm":[91],"TSMC":[92],"process":[93],"with":[94],"supply":[96],"voltage":[97],"of":[98,124],"1.5V":[99],"LDO":[102],"1":[104],"-":[105],"1.4V":[106],"oscillator.":[110],"-99.78":[115],"dBc/Hz":[116],"at":[117],"1MHz":[118],"offset,":[119],"power":[122],"consumption":[123],"full":[126],"29mW.":[129]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}