{"id":"https://openalex.org/W4308575500","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939579","title":"Simulation-Based Maximum Coverage Hazard Detection and Elimination Analysis, Supporting Combinational Logic Loops","display_name":"Simulation-Based Maximum Coverage Hazard Detection and Elimination Analysis, Supporting Combinational Logic Loops","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308575500","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939579"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057971669","display_name":"Nikolaos Chatzivangelis","orcid":"https://orcid.org/0009-0008-1050-046X"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Nikolaos Chatzivangelis","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013089903","display_name":"Dimitris Valiantzas","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitris Valiantzas","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103066371","display_name":"Christos Sotiriou","orcid":"https://orcid.org/0000-0001-9318-474X"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christos Sotiriou","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035300872","display_name":"Iordanis Lilitsis","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Iordanis Lilitsis","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057971669"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.0921,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.41654047,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8355254530906677},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6562356352806091},{"id":"https://openalex.org/keywords/hazard","display_name":"Hazard","score":0.6351990103721619},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5811979174613953},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.571579098701477},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5259054899215698},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5164042115211487},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5129954218864441},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5126327872276306},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.49611958861351013},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4911668002605438},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4836362600326538},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4567003548145294},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4429226219654083},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33577102422714233},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2159081995487213},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1832278072834015},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.16829130053520203},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16307401657104492}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8355254530906677},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6562356352806091},{"id":"https://openalex.org/C49261128","wikidata":"https://www.wikidata.org/wiki/Q1132455","display_name":"Hazard","level":2,"score":0.6351990103721619},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5811979174613953},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.571579098701477},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5259054899215698},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5164042115211487},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5129954218864441},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5126327872276306},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.49611958861351013},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4911668002605438},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4836362600326538},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4567003548145294},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4429226219654083},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33577102422714233},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2159081995487213},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1832278072834015},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.16829130053520203},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16307401657104492},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/72724","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/72724","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1983168617","https://openalex.org/W2009772930","https://openalex.org/W2033176194","https://openalex.org/W2079389379","https://openalex.org/W2120688461","https://openalex.org/W2129183345","https://openalex.org/W2155854092","https://openalex.org/W2166754476","https://openalex.org/W2542220203","https://openalex.org/W2783525259","https://openalex.org/W2944996566","https://openalex.org/W3035068031","https://openalex.org/W3042770083","https://openalex.org/W3047136511","https://openalex.org/W3210094828","https://openalex.org/W6646416624"],"related_works":["https://openalex.org/W2358223609","https://openalex.org/W2085176210","https://openalex.org/W1592424226","https://openalex.org/W2166402441","https://openalex.org/W2090956884","https://openalex.org/W3136727472","https://openalex.org/W2243536805","https://openalex.org/W2363153189","https://openalex.org/W2053282809","https://openalex.org/W3114476551"],"abstract_inverted_index":{"We":[0,94],"demonstrate":[1],"an":[2,140],"iterative":[3,141],"simulation-based":[4,50],"maximum":[5,116],"coverage":[6],"detection":[7],"and":[8,109,131,169,194],"elimination":[9,163],"analysis":[10,52,138],"of":[11,89,123,128,148,190],"logic-hazards":[12],"for":[13,37,80],"combinational":[14,42],"logic":[15,107,196],"loops.":[16,43],"Although":[17],"the":[18,31,57,68,72,90,101,126,144,149,160],"focus":[19],"is":[20,28,53,125,139],"on":[21],"asynchronous":[22],"circuits":[23],"with":[24,41],"such":[25],"feedbacks,":[26],"it":[27],"apparent":[29],"that":[30,159],"proposed":[32],"approach":[33],"can":[34,182],"be":[35,183,199],"practiced":[36],"every":[38],"digital":[39],"circuit":[40,83,150],"In":[44],"regard":[45],"to":[46,176,187],"hazard":[47,65,76,137,162,192],"detection,":[48],"a":[49,75,115],"semi-modular":[51],"presented,":[54],"by":[55,86],"extending":[56],"provided":[58],"library":[59],"technology":[60],"behavioral":[61],"Verilog":[62],"files.":[63],"For":[64],"elimination,":[66],"only":[67],"standard":[69],"cells":[70],"within":[71],"paths":[73],"causing":[74],"have":[77,165],"been":[78],"included":[79],"analysis.":[81],"The":[82,120,135],"becomes":[84],"hazard-free":[85],"inserting":[87],"buffers":[88,130],"minimum":[91],"required":[92],"delay.":[93,134],"develop":[95],"three":[96,161],"path-based":[97],"buffer":[98],"insertion":[99],"approaches;":[100],"more":[102],"advanced":[103],"ones":[104],"model":[105],"each":[106,153],"gate":[108],"their":[110,132,170],"relative":[111],"timing":[112,146],"constraints":[113,147,189],"as":[114],"set":[117],"covering":[118],"problem.":[119],"main":[121],"characteristic":[122],"comparison":[124],"count":[127],"inserted":[129],"total":[133],"aforementioned":[136],"process,":[142],"because":[143],"overall":[145],"alter":[151],"after":[152],"delay":[154],"insertion.":[155],"Experimental":[156],"results":[157],"indicate":[158],"approaches":[164],"various":[166],"area":[167],"penalties":[168],"success":[171],"rate":[172],"ranges":[173],"from":[174],"68.7%":[175],"100%.":[177],"Moreover,":[178],"not":[179],"all":[180],"hazards":[181],"resolved,":[184],"mainly":[185],"due":[186],"opposing":[188],"sensitized":[191],"paths,":[193],"Boolean":[195],"re-synthesis":[197],"may":[198],"required.":[200]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}