{"id":"https://openalex.org/W4308659688","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939570","title":"Efficient Dynamic Logic Magnitude Comparators","display_name":"Efficient Dynamic Logic Magnitude Comparators","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308659688","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939570"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110093376","display_name":"C. Efstathiou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094138","display_name":"University of West Attica","ror":"https://ror.org/00r2r5k05","country_code":"GR","type":"education","lineage":["https://openalex.org/I4210094138"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Constantinos Efstathiou","raw_affiliation_strings":["University of West Attica,Department of Informatics and Computer Engineering","Department of Informatics and Computer Engineering, University of West Attica"],"affiliations":[{"raw_affiliation_string":"University of West Attica,Department of Informatics and Computer Engineering","institution_ids":["https://openalex.org/I4210094138"]},{"raw_affiliation_string":"Department of Informatics and Computer Engineering, University of West Attica","institution_ids":["https://openalex.org/I4210094138"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008275546","display_name":"Laura Agalioti","orcid":null},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Laura Agalioti","raw_affiliation_strings":["University of Ioannina,Department of Computer Science and Engineering","Department of Computer Science and Engineering, University of Ioannina"],"affiliations":[{"raw_affiliation_string":"University of Ioannina,Department of Computer Science and Engineering","institution_ids":["https://openalex.org/I194019607"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Ioannina","institution_ids":["https://openalex.org/I194019607"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036684985","display_name":"Yiorgos Tsiatouhas","orcid":"https://orcid.org/0000-0001-8408-6929"},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Yiorgos Tsiatouhas","raw_affiliation_strings":["University of Ioannina,Department of Computer Science and Engineering","Department of Computer Science and Engineering, University of Ioannina"],"affiliations":[{"raw_affiliation_string":"University of Ioannina,Department of Computer Science and Engineering","institution_ids":["https://openalex.org/I194019607"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Ioannina","institution_ids":["https://openalex.org/I194019607"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110093376"],"corresponding_institution_ids":["https://openalex.org/I4210094138"],"apc_list":null,"apc_paid":null,"fwci":0.183,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48408086,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.9227408170700073},{"id":"https://openalex.org/keywords/magnitude","display_name":"Magnitude (astronomy)","score":0.7346702814102173},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6652308702468872},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6424357891082764},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5656411051750183},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49915266036987305},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.47194904088974},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4541650414466858},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4484894871711731},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43759840726852417},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.4131152629852295},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3949457108974457},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26758143305778503},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2469424307346344},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1982479989528656},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1629314124584198},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12300539016723633},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.06965494155883789}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.9227408170700073},{"id":"https://openalex.org/C126691448","wikidata":"https://www.wikidata.org/wiki/Q2028919","display_name":"Magnitude (astronomy)","level":2,"score":0.7346702814102173},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6652308702468872},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6424357891082764},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5656411051750183},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49915266036987305},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.47194904088974},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4541650414466858},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4484894871711731},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43759840726852417},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.4131152629852295},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3949457108974457},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26758143305778503},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2469424307346344},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1982479989528656},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1629314124584198},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12300539016723633},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.06965494155883789},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1271487088","https://openalex.org/W1555915743","https://openalex.org/W1972913619","https://openalex.org/W1979588383","https://openalex.org/W1992288365","https://openalex.org/W2009513241","https://openalex.org/W2027104619","https://openalex.org/W2061528230","https://openalex.org/W2085536684","https://openalex.org/W2114593256","https://openalex.org/W2128602413","https://openalex.org/W2171123968","https://openalex.org/W2171518439","https://openalex.org/W2912473265","https://openalex.org/W2979788207"],"related_works":["https://openalex.org/W1999872368","https://openalex.org/W2155174752","https://openalex.org/W659242671","https://openalex.org/W2991771859","https://openalex.org/W1996543053","https://openalex.org/W2373127312","https://openalex.org/W378890350","https://openalex.org/W2804414851","https://openalex.org/W4285230816","https://openalex.org/W2098419840"],"abstract_inverted_index":{"Digital":[0],"magnitude":[1,38,48],"comparators":[2,39],"are":[3,19,51],"used":[4],"in":[5,40],"digital":[6],"systems":[7],"to":[8,14],"compare":[9],"two":[10],"binary":[11],"numbers":[12,18],"and":[13,53,93],"determine":[15],"if":[16,22],"the":[17,30,35,64,79,83],"equal,":[20],"or":[21,27],"one":[23,80],"number":[24],"is":[25,43,66],"greater":[26],"less":[28,87,91],"than":[29],"other.":[31],"In":[32],"this":[33],"work":[34],"design":[36,76],"of":[37,56],"dynamic":[41,46,73],"logic":[42,47,74],"examined.":[44],"Two":[45],"comparator":[49,75],"designs":[50,58],"proposed":[52],"compared.":[54],"One":[55],"these":[57],"exploits":[59],"an":[60],"existing":[61,84],"simplification,":[62,85],"while":[63],"other":[65],"a":[67],"totally":[68],"new":[69,72],"one.":[70],"The":[71],"compared":[77],"over":[78],"based":[81],"on":[82],"shows":[86],"hardware":[88],"complexity,":[89],"consumes":[90],"power":[92,96],"has":[94],"lower":[95],"delay-product,":[97],"for":[98],"typical":[99],"operand":[100],"widths.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}