{"id":"https://openalex.org/W3216248893","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9607015","title":"Metastability with Emerging Reconfigurable Transistors: Exploiting Ambipolarity for Throughput","display_name":"Metastability with Emerging Reconfigurable Transistors: Exploiting Ambipolarity for Throughput","publication_year":2021,"publication_date":"2021-10-04","ids":{"openalex":"https://openalex.org/W3216248893","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9607015","mag":"3216248893"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc53125.2021.9607015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9607015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004629816","display_name":"Abhiroop Bhattacharjee","orcid":"https://orcid.org/0000-0002-7721-271X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]},{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["DE","IN"],"is_corresponding":true,"raw_author_name":"Abhiroop Bhattacharjee","raw_affiliation_strings":["Chair of Processor Design, Technische Universit\u00e4t, Dresden, Germany","Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science Pilani, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Chair of Processor Design, Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science Pilani, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075349265","display_name":"Shubham Rai","orcid":"https://orcid.org/0000-0002-6522-5628"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Shubham Rai","raw_affiliation_strings":["Chair of Processor Design, Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Processor Design, Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057138409","display_name":"Ansh Rupani","orcid":"https://orcid.org/0000-0003-2610-197X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ansh Rupani","raw_affiliation_strings":["Chair of Processor Design, Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Processor Design, Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060193481","display_name":"Michael Raitza","orcid":"https://orcid.org/0000-0003-2370-4054"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Raitza","raw_affiliation_strings":["Chair of Processor Design, Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Processor Design, Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Chair of Processor Design, Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Processor Design, Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004629816"],"corresponding_institution_ids":["https://openalex.org/I74796645","https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.2005,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52354462,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.740047037601471},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7044278383255005},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.550274133682251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5335944890975952},{"id":"https://openalex.org/keywords/ambipolar-diffusion","display_name":"Ambipolar diffusion","score":0.5059382319450378},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.49496692419052124},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4939728379249573},{"id":"https://openalex.org/keywords/metastability","display_name":"Metastability","score":0.4652935266494751},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.44807884097099304},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.44803592562675476},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4264083504676819},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.271853506565094},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17012664675712585},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14702501893043518},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08965137600898743},{"id":"https://openalex.org/keywords/electron","display_name":"Electron","score":0.06349062919616699},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06230807304382324}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.740047037601471},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7044278383255005},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.550274133682251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5335944890975952},{"id":"https://openalex.org/C25621703","wikidata":"https://www.wikidata.org/wiki/Q2658857","display_name":"Ambipolar diffusion","level":3,"score":0.5059382319450378},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.49496692419052124},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4939728379249573},{"id":"https://openalex.org/C89464430","wikidata":"https://www.wikidata.org/wiki/Q849516","display_name":"Metastability","level":2,"score":0.4652935266494751},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.44807884097099304},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.44803592562675476},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4264083504676819},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.271853506565094},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17012664675712585},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14702501893043518},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08965137600898743},{"id":"https://openalex.org/C147120987","wikidata":"https://www.wikidata.org/wiki/Q2225","display_name":"Electron","level":2,"score":0.06349062919616699},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06230807304382324},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc53125.2021.9607015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9607015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W216197876","https://openalex.org/W1483713538","https://openalex.org/W1517403092","https://openalex.org/W1564309918","https://openalex.org/W1608381594","https://openalex.org/W1619204927","https://openalex.org/W2001346321","https://openalex.org/W2010205010","https://openalex.org/W2033811947","https://openalex.org/W2055215434","https://openalex.org/W2108880814","https://openalex.org/W2112562688","https://openalex.org/W2113322447","https://openalex.org/W2132979456","https://openalex.org/W2138134203","https://openalex.org/W2166127884","https://openalex.org/W2322754293","https://openalex.org/W2348197687","https://openalex.org/W2384779455","https://openalex.org/W2392743951","https://openalex.org/W2401371495","https://openalex.org/W2563090476","https://openalex.org/W2563335932","https://openalex.org/W2607365186","https://openalex.org/W2747816535","https://openalex.org/W2754687867","https://openalex.org/W2799158414","https://openalex.org/W2889418642","https://openalex.org/W2900865731","https://openalex.org/W2906629987","https://openalex.org/W2951558488","https://openalex.org/W2965453666","https://openalex.org/W2994290403","https://openalex.org/W3089910352","https://openalex.org/W3105500088","https://openalex.org/W6636578186","https://openalex.org/W6676056936","https://openalex.org/W6700529493","https://openalex.org/W6711596043","https://openalex.org/W6730483022","https://openalex.org/W6766780505"],"related_works":["https://openalex.org/W2047694997","https://openalex.org/W2566930948","https://openalex.org/W3144536104","https://openalex.org/W1545551733","https://openalex.org/W2277141716","https://openalex.org/W3090013344","https://openalex.org/W2187069765","https://openalex.org/W2733322820","https://openalex.org/W3048591253","https://openalex.org/W2534150170"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"leverage":[4],"ambipolar":[5,52],"transistors":[6,53,77],"in":[7,40,71],"the":[8,56,74],"context":[9],"of":[10,19,73,76],"metastability":[11],"for":[12],"random":[13,38],"number":[14,75],"generation.":[15],"We":[16,45],"propose":[17],"designs":[18],"a":[20,25,41,61],"Minority-based":[21],"SR":[22],"latch":[23],"and":[24,89,93],"dual-edge":[26],"triggered":[27],"True":[28],"Single":[29],"Phase":[30],"Clock":[31],"D-Flip-Flop":[32],"(TSPC":[33],"DFF)":[34],"to":[35,60,100],"sample":[36],"two":[37],"bits":[39],"single":[42],"clock":[43],"cycle.":[44],"demonstrate":[46],"how":[47],"metastable":[48],"circuits":[49],"based":[50],"on":[51],"allow":[54],"doubling":[55],"throughput":[57],"as":[58],"compared":[59],"similar":[62],"standard":[63],"CMOS-based":[64],"design.":[65],"The":[66],"proposed":[67],"design":[68],"is":[69],"compact":[70],"terms":[72],"per":[78],"block":[79],"(60%":[80],"less":[81],"transistors),":[82],"power":[83,88],"consumption":[84],"(saving":[85],"94.5%":[86],"leakage":[87],"70.7%":[90],"dynamic":[91],"power)":[92],"path":[94],"delay":[95],"(77.3%":[96],"reduction)":[97],"with":[98],"respect":[99],"its":[101],"CMOS":[102],"counterpart.":[103]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}