{"id":"https://openalex.org/W3217417827","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9607006","title":"Hardware-In-The Loop Emulation for Agile Co-Design of Parallel Ultra-Low Power IoT Processors","display_name":"Hardware-In-The Loop Emulation for Agile Co-Design of Parallel Ultra-Low Power IoT Processors","publication_year":2021,"publication_date":"2021-10-04","ids":{"openalex":"https://openalex.org/W3217417827","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9607006","mag":"3217417827"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc53125.2021.9607006","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9607006","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101587662","display_name":"Luca Valente","orcid":"https://orcid.org/0000-0002-7458-477X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Luca Valente","raw_affiliation_strings":["DEI, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["DEI, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEI, University of Bologna, Italy","IIS lab, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"IIS lab, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101587662"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19454086,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"39","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8128679990768433},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7792285084724426},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6005173921585083},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.540794312953949},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48737722635269165},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4237239360809326},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4126283824443817}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8128679990768433},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7792285084724426},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6005173921585083},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.540794312953949},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48737722635269165},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4237239360809326},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4126283824443817},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc53125.2021.9607006","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9607006","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/865774","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/865774","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","id":"https://metadata.un.org/sdg/12","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2147657366","https://openalex.org/W2612445135","https://openalex.org/W2789489838","https://openalex.org/W2845210056","https://openalex.org/W2891465615","https://openalex.org/W2903605401","https://openalex.org/W2946485102","https://openalex.org/W3006305014","https://openalex.org/W3007729836","https://openalex.org/W3049586678","https://openalex.org/W3111860342","https://openalex.org/W3137875211","https://openalex.org/W3158448589","https://openalex.org/W4297775537","https://openalex.org/W6737664043","https://openalex.org/W6774464244","https://openalex.org/W6786924267"],"related_works":["https://openalex.org/W2083200807","https://openalex.org/W2133965417","https://openalex.org/W2363944576","https://openalex.org/W1996242078","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"Simulation":[0],"of":[1,52,125,134],"Computing":[2],"Systems":[3],"plays":[4],"a":[5,21,118],"crucial":[6],"role":[7],"in":[8,167],"state-of-the-art":[9],"design":[10],"validation":[11],"and":[12,37,45,85,116,154,190],"optimization":[13],"methodologies.":[14],"Traditionally,":[15],"Register":[16],"Transfer-Level":[17],"(RTL)":[18],"simulation":[19,36],"is":[20,107],"well-established":[22],"approach":[23],"to":[24,71,83,93,141,148,155,194],"perform":[25],"performance":[26,88,157],"analysis":[27,133],"as":[28,30,91],"well":[29],"functional":[31],"validation.":[32],"However,":[33],"more":[34,182],"agile":[35],"emulation":[38,106],"methodologies":[39],"are":[40,65,78],"required":[41],"for":[42,58],"architectural":[43],"exploration":[44],"optimization,":[46],"given":[47],"the":[48,66,132,135,145,168],"always":[49],"increasing":[50,109],"complexity":[51],"parallel":[53,73],"processors,":[54],"including":[55],"those":[56],"designed":[57],"ultra-low":[59],"power":[60,127],"IoT":[61,128],"end-nodes.":[62],"Architectural":[63,152],"simulators":[64,197],"most":[67],"commonly":[68],"used":[69],"tools":[70],"explore":[72],"computing":[74],"architectures.":[75],"Nevertheless,":[76],"they":[77],"often":[79],"not":[80],"accurate":[81,196],"enough":[82],"identify":[84],"quantify":[86],"system-level":[87],"bottlenecks,":[89],"such":[90],"access":[92],"external":[94],"peripherals":[95],"or":[96],"contentions":[97],"on":[98,159,179],"shared":[99],"resources.":[100],"In":[101,111],"this":[102,112],"context,":[103],"FPGA":[104],"logic":[105],"gaining":[108],"popularity.":[110],"paper,":[113],"we":[114,175],"exploit":[115],"introduce":[117],"\u201cHardware-in-the-loop\u201d":[119],"framework":[120],"that":[121,174],"eases":[122],"HW/SW":[123],"co-design":[124],"Parallel-ultra-low":[126],"processors":[129],"by":[130],"enabling":[131],"full":[136,165,200],"cyber-physical":[137],"loop":[138,169],"from":[139],"sensing":[140],"actuation.":[142],"We":[143],"use":[144],"proposed":[146],"methodology":[147],"carry":[149],"out":[150],"$\\mu$":[151],"optimizations":[153],"demonstrate":[156],"improvements":[158],"two":[160],"real-life":[161,180],"end-to-end":[162],"applications":[163,181],"with":[164,191,199],"hardware":[166],"emulation.":[170],"Our":[171],"results":[172],"show":[173],"can":[176],"run":[177],"workloads":[178],"than":[183,187],"3\u2019000":[184],"times":[185],"faster":[186],"cycle-accurate":[188],"RTL,":[189],"speed":[192],"similar":[193],"instruction":[195],"but":[198],"cycle":[201],"accuracy.":[202]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}