{"id":"https://openalex.org/W3217625726","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9607005","title":"Exploring a New Tool for Automatic Layout Synthesis for FDSOI 28 nm","display_name":"Exploring a New Tool for Automatic Layout Synthesis for FDSOI 28 nm","publication_year":2021,"publication_date":"2021-10-04","ids":{"openalex":"https://openalex.org/W3217625726","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9607005","mag":"3217625726"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc53125.2021.9607005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9607005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060659906","display_name":"Vitor Hugo F. Maciel","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vitor Hugo F. Maciel","raw_affiliation_strings":["Instituto de Informatica (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informatica (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000138752","display_name":"Germano Girondi","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Germano Girondi","raw_affiliation_strings":["Instituto de Informatica (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informatica (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034177554","display_name":"Elias Ramos","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Elias Ramos","raw_affiliation_strings":["Instituto de Informatica (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informatica (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["Instituto de Informatica (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Informatica (INF), Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2001288,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6475968956947327},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6215806007385254},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49451538920402527},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4835195541381836},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47562268376350403},{"id":"https://openalex.org/keywords/plan","display_name":"Plan (archaeology)","score":0.4723706841468811},{"id":"https://openalex.org/keywords/internet-of-things","display_name":"Internet of Things","score":0.45662200450897217},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2315170168876648},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20485636591911316},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10514295101165771},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06576064229011536}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6475968956947327},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6215806007385254},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49451538920402527},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4835195541381836},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47562268376350403},{"id":"https://openalex.org/C2776505523","wikidata":"https://www.wikidata.org/wiki/Q4785468","display_name":"Plan (archaeology)","level":2,"score":0.4723706841468811},{"id":"https://openalex.org/C81860439","wikidata":"https://www.wikidata.org/wiki/Q251212","display_name":"Internet of Things","level":2,"score":0.45662200450897217},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2315170168876648},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20485636591911316},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10514295101165771},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06576064229011536},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc53125.2021.9607005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9607005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2913404074","https://openalex.org/W2997716136","https://openalex.org/W3196500851"],"related_works":["https://openalex.org/W4311097251","https://openalex.org/W2625093826","https://openalex.org/W2921026492","https://openalex.org/W4361251261","https://openalex.org/W3031181660","https://openalex.org/W4285201139","https://openalex.org/W2604876367","https://openalex.org/W2954140889","https://openalex.org/W3015944302","https://openalex.org/W4226442039"],"abstract_inverted_index":{"With":[0],"the":[1,4,11,64,70,81],"technology":[2],"evolution,":[3],"decrease":[5],"of":[6,13,15,52,54,72,83],"transistors":[7,16],"size":[8],"and,":[9],"thus,":[10],"increase":[12],"density":[14],"per":[17],"area,":[18],"System-on-a-chip":[19],"(SoC)":[20],"development":[21],"is":[22,36,41,58],"becoming":[23],"more":[24,26],"and":[25,31,47],"complex.":[27],"If":[28],"design,":[29],"verification,":[30],"test":[32],"are":[33],"considered,":[34],"it":[35,40],"noticed":[37],"how":[38],"challenging":[39],"getting":[42],"for":[43],"designers":[44],"to":[45,61,78],"plan":[46],"manage":[48],"chips":[49,84],"with":[50,63],"dozens":[51],"billions":[53],"transistors,":[55],"where":[56],"optimization":[57],"a":[59,73],"keyword":[60],"cope":[62],"IoT":[65],"world.":[66],"This":[67],"paper":[68],"presents":[69],"use":[71],"brand-new":[74],"tool":[75],"called":[76],"ALTRAN":[77],"automatically":[79],"generate":[80],"layout":[82],"using":[85],"an":[86],"FDSOI":[87],"technology.":[88]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}