{"id":"https://openalex.org/W3216428750","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9606993","title":"Validating a DFT Strategy\u2019s Detection Capability regarding Emerging Faults in RRAMs","display_name":"Validating a DFT Strategy\u2019s Detection Capability regarding Emerging Faults in RRAMs","publication_year":2021,"publication_date":"2021-10-04","ids":{"openalex":"https://openalex.org/W3216428750","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9606993","mag":"3216428750"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc53125.2021.9606993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9606993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082898315","display_name":"T. Copetti","orcid":"https://orcid.org/0000-0001-7591-6484"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. S. Copetti","raw_affiliation_strings":["IDS RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Aachen,Germany","Chair of Integrated Digital Systems and Circuit Design, IDS RWTH Aachen University, Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IDS RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Digital Systems and Circuit Design, IDS RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023628905","display_name":"Tobias Gemmeke","orcid":"https://orcid.org/0000-0003-1583-3411"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Gemmeke","raw_affiliation_strings":["IDS RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Aachen,Germany","Chair of Integrated Digital Systems and Circuit Design, IDS RWTH Aachen University, Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IDS RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Digital Systems and Circuit Design, IDS RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050123960","display_name":"L. M. Bolzani Poehls","orcid":"https://orcid.org/0000-0002-6043-1713"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"L. M. Bolzani Poehls","raw_affiliation_strings":["IDS RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Aachen,Germany","Chair of Integrated Digital Systems and Circuit Design, IDS RWTH Aachen University, Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IDS RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Digital Systems and Circuit Design, IDS RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":2.4401,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.90006199,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7157557010650635},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7106826305389404},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6871687173843384},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6773452162742615},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4627072811126709},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4544054865837097},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37294137477874756},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2544156014919281},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22758448123931885},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20598384737968445},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15945810079574585}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7157557010650635},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7106826305389404},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6871687173843384},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6773452162742615},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4627072811126709},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4544054865837097},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37294137477874756},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2544156014919281},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22758448123931885},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20598384737968445},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15945810079574585},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc53125.2021.9606993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9606993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321408","display_name":"Ministry of Education","ror":"https://ror.org/01p262204"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1516501267","https://openalex.org/W1971319818","https://openalex.org/W1982533447","https://openalex.org/W2022318845","https://openalex.org/W2036850929","https://openalex.org/W2059323493","https://openalex.org/W2074357625","https://openalex.org/W2125223858","https://openalex.org/W2142704184","https://openalex.org/W2162651880","https://openalex.org/W2165911664","https://openalex.org/W2604267591","https://openalex.org/W2613051255","https://openalex.org/W2769029411","https://openalex.org/W2798476846","https://openalex.org/W2818007000","https://openalex.org/W2911925285","https://openalex.org/W3007474556","https://openalex.org/W3103339143","https://openalex.org/W4252884382","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2054635671","https://openalex.org/W2545245183","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W1970117475","https://openalex.org/W3161624601","https://openalex.org/W2078381924","https://openalex.org/W4206468571","https://openalex.org/W4298011929","https://openalex.org/W4381388454"],"abstract_inverted_index":{"Over":[0],"the":[1,17,24,28,87,142,148,195,210],"last":[2],"fifty":[3],"years,":[4],"Complementary":[5],"Metal":[6],"Oxide":[7],"Semiconductor":[8],"(CMOS)":[9],"technology":[10,89,180],"has":[11,174],"been":[12,175],"scaled":[13],"down":[14],"according":[15],"to":[16,83,91,110,128,165],"predictions":[18],"made":[19],"by":[20],"Gordon":[21],"Moore":[22],"in":[23,67,138,171,203,215],"1960s,":[25],"hence":[26],"making":[27],"design":[29],"of":[30,69,150,197,212],"high-performance":[31],"applications":[32,54],"possible.":[33],"However,":[34],"there":[35],"is":[36],"a":[37,47,151,186,199],"growing":[38],"concern":[39],"that":[40,131,194],"device":[41],"scaling":[42],"will":[43],"become":[44,80],"infeasible":[45],"below":[46],"certain":[48],"feature":[49],"size.":[50],"In":[51],"parallel,":[52],"emerging":[53],"present":[55],"high":[56,101],"demands":[57],"regarding":[58],"storage":[59],"and":[60,73,103,168,182],"computing":[61,118],"capability,":[62],"combined":[63],"with":[64,205],"challenging":[65],"constraints":[66],"terms":[68],"size,":[70],"power":[71,99],"consumption,":[72,100],"response":[74],"latency.":[75],"Thus,":[76],"memristive":[77,123],"devices":[78,124],"have":[79],"promising":[81],"candidates":[82],"complement":[84],"or":[85],"replace":[86],"CMOS":[88,93],"due":[90],"their":[92,108],"manufacturing":[94,129],"process":[95],"compatibility,":[96],"zero":[97],"standby":[98],"scalability":[102],"density,":[104],"as":[105,107,114,116],"well":[106,115],"capability":[109],"implement":[111],"high-density":[112],"memories":[113],"new":[117],"paradigms.":[119],"Despite":[120],"these":[121],"advantages,":[122],"are":[125],"also":[126],"suscreptible":[127],"defects":[130],"may":[132],"cause":[133],"faulty":[134],"behaviors":[135],"not":[136],"observed":[137],"CMOS,":[139],"significantly":[140],"increasing":[141],"test":[143],"complexity.":[144],"This":[145],"paper":[146],"presents":[147],"validation":[149],"Design-for-Testability":[152],"(DFT)":[153],"strategy":[154],"for":[155],"Resistive":[156],"Random":[157],"Access":[158],"Memories":[159],"(RRAMs).":[160],"The":[161,190],"proposed":[162],"strategy,":[163],"able":[164],"detect":[166],"traditional":[167],"unique":[169,213],"faults":[170,214],"RRAM":[172,216],"cells,":[173],"implemented":[176],"using":[177],"an":[178],"X-Fab":[179],"library":[181],"validated":[183],"based":[184],"on":[185],"simplified":[187],"case":[188],"study.":[189],"obtained":[191],"results":[192],"show":[193],"idea":[196],"applying":[198],"predefined":[200],"operating":[201],"sequence":[202],"combination":[204],"electrical":[206],"measurements":[207],"can":[208],"guarantee":[209],"detection":[211],"cells.":[217]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":3}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}