{"id":"https://openalex.org/W3214986120","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9606987","title":"Using Monte Carlo Tree Search for EDA \u2013 A Case-study with Designing Cross-layer Reliability for Heterogeneous Embedded Systems","display_name":"Using Monte Carlo Tree Search for EDA \u2013 A Case-study with Designing Cross-layer Reliability for Heterogeneous Embedded Systems","publication_year":2021,"publication_date":"2021-10-04","ids":{"openalex":"https://openalex.org/W3214986120","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9606987","mag":"3214986120"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc53125.2021.9606987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9606987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051064456","display_name":"Siva Satyendra Sahoo","orcid":"https://orcid.org/0000-0002-2243-5350"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Siva Satyendra Sahoo","raw_affiliation_strings":["Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5051064456"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.3008,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.57359708,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6923755407333374},{"id":"https://openalex.org/keywords/fault-tree-analysis","display_name":"Fault tree analysis","score":0.575822114944458},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5712640285491943},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5638695955276489},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5431782603263855},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5095091462135315},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.49589213728904724},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.49136367440223694},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4903836250305176},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.42583489418029785},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.42469391226768494},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.42274177074432373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24014458060264587},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2018817663192749},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15029680728912354}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6923755407333374},{"id":"https://openalex.org/C107094494","wikidata":"https://www.wikidata.org/wiki/Q428453","display_name":"Fault tree analysis","level":2,"score":0.575822114944458},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5712640285491943},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5638695955276489},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5431782603263855},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5095091462135315},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.49589213728904724},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.49136367440223694},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4903836250305176},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.42583489418029785},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.42469391226768494},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.42274177074432373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24014458060264587},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2018817663192749},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15029680728912354},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc53125.2021.9606987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9606987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W40343816","https://openalex.org/W1963480044","https://openalex.org/W1969483458","https://openalex.org/W2004342672","https://openalex.org/W2017521824","https://openalex.org/W2080300564","https://openalex.org/W2086523408","https://openalex.org/W2090066236","https://openalex.org/W2109042184","https://openalex.org/W2115465752","https://openalex.org/W2126316555","https://openalex.org/W2142386205","https://openalex.org/W2144512449","https://openalex.org/W2165027640","https://openalex.org/W2169213530","https://openalex.org/W2296204683","https://openalex.org/W2337485678","https://openalex.org/W2542725517","https://openalex.org/W3144162164","https://openalex.org/W4249144718","https://openalex.org/W4250195757","https://openalex.org/W4250661686","https://openalex.org/W4252024481","https://openalex.org/W6676279030"],"related_works":["https://openalex.org/W4244913946","https://openalex.org/W2368585766","https://openalex.org/W635486197","https://openalex.org/W2348058071","https://openalex.org/W3081376217","https://openalex.org/W3044165230","https://openalex.org/W2902722229","https://openalex.org/W3091923800","https://openalex.org/W2138648521","https://openalex.org/W2101088259"],"abstract_inverted_index":{"Continued":[0],"transistor":[1],"scaling":[2],"and":[3,79,87,107],"increasing":[4],"power":[5],"density":[6],"have":[7],"led":[8],"to":[9,30,38,105],"considerable":[10,99],"increase":[11],"in":[12,14,98],"fault-rates":[13],"silicon":[15],"nanotechnology-based":[16],"real-time":[17],"systems.":[18],"Cross-layer":[19],"fault":[20,33],"tolerance":[21],"techniques":[22],"present":[23],"a":[24,46,75,102],"more":[25],"cost-efficient":[26],"methodology":[27,47,96],"for":[28,48,55,69,85],"adapting":[29],"such":[31],"increased":[32],"rates":[34],"by":[35],"distributing":[36],"fault-tolerance":[37],"different":[39],"layers.":[40],"To":[41],"this":[42],"end,":[43],"we":[44,65],"propose":[45],"integrating":[49],"the":[50,67],"design":[51],"space":[52],"exploration":[53],"(DSE)":[54],"taskmapping":[56],"on":[57],"heterogeneous":[58],"hardware-platforms":[59],"with":[60,71,90],"designing":[61],"cross-layer":[62,72,109],"reliability.":[63,110],"Specifically,":[64],"model":[66],"DSE":[68],"task-mapping":[70,86,106],"reliability":[73,92],"as":[74],"tree":[76],"search":[77],"problem":[78],"use":[80],"Monte":[81],"Carlo":[82],"Tree":[83],"Search":[84],"scheduling":[88],"applications":[89],"specific":[91],"requirements.":[93],"The":[94],"proposed":[95],"results":[97],"improvements":[100],"over":[101],"standalone":[103],"approach":[104],"implementing":[108]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}