{"id":"https://openalex.org/W3131288814","doi":"https://doi.org/10.1109/vlsi-soc46417.2020.9344109","title":"Cross-Layer Hardware/Software Assessment of the Open-Source NVDLA Configurable Deep Learning Accelerator","display_name":"Cross-Layer Hardware/Software Assessment of the Open-Source NVDLA Configurable Deep Learning Accelerator","publication_year":2020,"publication_date":"2020-10-05","ids":{"openalex":"https://openalex.org/W3131288814","doi":"https://doi.org/10.1109/vlsi-soc46417.2020.9344109","mag":"3131288814"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc46417.2020.9344109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc46417.2020.9344109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020987415","display_name":"Alessandro Veronesi","orcid":"https://orcid.org/0009-0000-1159-4463"},"institutions":[{"id":"https://openalex.org/I4210116461","display_name":"Mikroelektronika (Czechia)","ror":"https://ror.org/026xyq320","country_code":"CZ","type":"company","lineage":["https://openalex.org/I4210116461"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Alessandro Veronesi","raw_affiliation_strings":["IHP - Leibniz Institut für Innovative Mikroelektronik","r Innovative Mikroelektronik"],"affiliations":[{"raw_affiliation_string":"IHP - Leibniz Institut für Innovative Mikroelektronik","institution_ids":[]},{"raw_affiliation_string":"r Innovative Mikroelektronik","institution_ids":["https://openalex.org/I4210116461"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[{"id":"https://openalex.org/I4210116461","display_name":"Mikroelektronika (Czechia)","ror":"https://ror.org/026xyq320","country_code":"CZ","type":"company","lineage":["https://openalex.org/I4210116461"]},{"id":"https://openalex.org/I96578850","display_name":"Leibniz Institute for Neurobiology","ror":"https://ror.org/01zwmgk08","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I96578850"]},{"id":"https://openalex.org/I176453806","display_name":"University of Potsdam","ror":"https://ror.org/03bnmw459","country_code":"DE","type":"education","lineage":["https://openalex.org/I176453806"]}],"countries":["CZ","DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["IHP - Leibniz Institut für Innovative, Mikroelektronik. also with University of Potsdam","IHP - Leibniz Institut f&#x00FC"],"affiliations":[{"raw_affiliation_string":"IHP - Leibniz Institut für Innovative, Mikroelektronik. also with University of Potsdam","institution_ids":["https://openalex.org/I96578850","https://openalex.org/I176453806","https://openalex.org/I4210116461"]},{"raw_affiliation_string":"IHP - Leibniz Institut f&#x00FC","institution_ids":["https://openalex.org/I96578850"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["University of Ferrara,Engineering Department"],"affiliations":[{"raw_affiliation_string":"University of Ferrara,Engineering Department","institution_ids":["https://openalex.org/I201324441"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020987415"],"corresponding_institution_ids":["https://openalex.org/I4210116461"],"apc_list":null,"apc_paid":null,"fwci":0.2081,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.54254794,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"58","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7891459465026855},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6690211296081543},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6251257061958313},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5735633969306946},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5502254962921143},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5375110507011414},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.5127671360969543},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.49981141090393066},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.48140978813171387},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34186655282974243},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29138851165771484},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2913481593132019}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7891459465026855},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6690211296081543},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6251257061958313},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5735633969306946},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5502254962921143},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5375110507011414},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.5127671360969543},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.49981141090393066},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.48140978813171387},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34186655282974243},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29138851165771484},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2913481593132019},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc46417.2020.9344109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc46417.2020.9344109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/2480199","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/2480199","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2276486856","https://openalex.org/W2294282016","https://openalex.org/W2585774018","https://openalex.org/W2604319603","https://openalex.org/W2729080111","https://openalex.org/W2785456876","https://openalex.org/W2868091835","https://openalex.org/W2899915146","https://openalex.org/W2907463061","https://openalex.org/W2930264842","https://openalex.org/W2936278485","https://openalex.org/W2949674260","https://openalex.org/W2960833983","https://openalex.org/W2962987932","https://openalex.org/W2964010167","https://openalex.org/W3011338798"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2518118925","https://openalex.org/W3159273459"],"abstract_inverted_index":{"The":[0,27],"Nvidia":[1],"Deep":[2],"Learning":[3],"Accelerator":[4],"(NVDLA)":[5],"is":[6,100],"a":[7,16],"free":[8],"and":[9,32,112],"open":[10,42],"architecture":[11],"that":[12,103],"aims":[13],"at":[14],"promoting":[15],"standard":[17],"way":[18],"of":[19,59,79,88,96,104],"designing":[20],"deep":[21],"neural":[22],"network":[23],"(DNN)":[24],"inference":[25,94],"engines.":[26],"analogy":[28],"between":[29],"open-source":[30],"software":[31,98],"hardware":[33,43],"points":[34],"to":[35,56,102],"FPGAs":[36],"as":[37],"ideal":[38],"implementation":[39],"platforms":[40],"for":[41],"accelerators.":[44],"However,":[45],"the":[46,57,65,71,80,86,93,97,105],"instantiation":[47],"flexibility":[48],"enabled":[49],"by":[50,70],"reconfigurable":[51],"logic":[52],"should":[53],"be":[54],"correlated":[55],"capacity":[58],"cost-effective":[60],"devices.":[61],"This":[62],"paper":[63],"explores":[64],"resource":[66],"utilization-performance":[67],"trade-offs":[68],"spanned":[69],"main":[72],"precompiled":[73],"NVDLA":[74],"accelerator":[75,106],"configurations":[76],"on":[77],"top":[78],"mainstream":[81],"Zynq":[82],"UltraScale+":[83],"MPSoC.":[84],"For":[85],"sake":[87],"comprehensive":[89],"end-to-end":[90],"performance":[91],"characterization,":[92],"rate":[95],"stack":[99],"matched":[101],"hardware,":[107],"thus":[108],"identifying":[109],"current":[110],"bottlenecks":[111],"promising":[113],"optimization":[114],"directions.":[115]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}