{"id":"https://openalex.org/W3049578057","doi":"https://doi.org/10.1109/vlsi-soc46417.2020.9344086","title":"Breaking Barriers: Maximizing Array Utilization for Compute in-Memory Fabrics","display_name":"Breaking Barriers: Maximizing Array Utilization for Compute in-Memory Fabrics","publication_year":2020,"publication_date":"2020-10-05","ids":{"openalex":"https://openalex.org/W3049578057","doi":"https://doi.org/10.1109/vlsi-soc46417.2020.9344086","mag":"3049578057"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc46417.2020.9344086","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc46417.2020.9344086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2008.06741","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089938000","display_name":"Brian Crafton","orcid":"https://orcid.org/0000-0002-0227-0421"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Crafton","raw_affiliation_strings":["Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027137793","display_name":"Samuel Spetalnick","orcid":"https://orcid.org/0000-0003-1627-9002"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samuel Spetalnick","raw_affiliation_strings":["Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086357798","display_name":"Gauthaman Murali","orcid":"https://orcid.org/0000-0003-0146-4977"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gauthaman Murali","raw_affiliation_strings":["Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034089074","display_name":"Tushar Krishna","orcid":"https://orcid.org/0000-0001-5738-6942"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tushar Krishna","raw_affiliation_strings":["Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung-Kyu Lim","raw_affiliation_strings":["Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091408102","display_name":"Arijit Raychowdhury","orcid":"https://orcid.org/0000-0001-8391-0576"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arijit Raychowdhury","raw_affiliation_strings":["Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, School of Electrical and Computer Engineering,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"123","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7599878311157227},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7139396667480469},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7130500674247742},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.677263081073761},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.6529285311698914},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5239879488945007},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5120208859443665},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5082290172576904},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48781517148017883},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4473608136177063},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4223424792289734},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4190453588962555},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3940843641757965},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3869808614253998},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3468383252620697},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29578208923339844},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2286398708820343},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18501311540603638},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.18196159601211548},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11499661207199097},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09024754166603088}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7599878311157227},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7139396667480469},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7130500674247742},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.677263081073761},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.6529285311698914},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5239879488945007},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5120208859443665},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5082290172576904},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48781517148017883},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4473608136177063},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4223424792289734},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4190453588962555},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3940843641757965},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3869808614253998},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3468383252620697},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29578208923339844},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2286398708820343},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18501311540603638},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.18196159601211548},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11499661207199097},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09024754166603088},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/vlsi-soc46417.2020.9344086","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc46417.2020.9344086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2008.06741","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2008.06741","pdf_url":"https://arxiv.org/pdf/2008.06741","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"mag:3049578057","is_oa":true,"landing_page_url":"http://arxiv.org/pdf/2008.06741.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"doi:10.48550/arxiv.2008.06741","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2008.06741","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2008.06741","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2008.06741","pdf_url":"https://arxiv.org/pdf/2008.06741","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320333591","display_name":"Multidisciplinary University Research Initiative","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3049578057.pdf","grobid_xml":"https://content.openalex.org/works/W3049578057.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W2194775991","https://openalex.org/W2289252105","https://openalex.org/W2518281301","https://openalex.org/W2782046614","https://openalex.org/W2783525259","https://openalex.org/W2914754358","https://openalex.org/W2949674408","https://openalex.org/W2997869757","https://openalex.org/W6771893661"],"related_works":["https://openalex.org/W3132905918","https://openalex.org/W2911341978","https://openalex.org/W3042901465","https://openalex.org/W2565280077","https://openalex.org/W3195195672","https://openalex.org/W1975901677","https://openalex.org/W3170830551","https://openalex.org/W819738838","https://openalex.org/W2944824859","https://openalex.org/W2609241992","https://openalex.org/W1534731610","https://openalex.org/W3131818071","https://openalex.org/W2143518884","https://openalex.org/W2091907331","https://openalex.org/W3199895337","https://openalex.org/W3139080379","https://openalex.org/W3158634533","https://openalex.org/W1974307224","https://openalex.org/W3173285870","https://openalex.org/W2105747996"],"abstract_inverted_index":{"Compute":[0],"in-memory":[1,80,95],"(CIM)":[2],"is":[3],"a":[4,37,142,166,171],"promising":[5],"technique":[6],"that":[7,133],"minimizes":[8],"data":[9,20,103,147,152],"transport,":[10,104],"the":[11,87,90,97,105,115,129,136],"primary":[12],"performance":[13,158,168],"bottleneck":[14],"and":[15,72,89,120,146,157],"energy":[16],"cost":[17],"of":[18,62,108,117],"most":[19],"intensive":[21],"applications.":[22,35],"This":[23],"has":[24],"found":[25],"wide-spread":[26],"adoption":[27],"in":[28],"accelerating":[29],"neural":[30,63],"networks":[31,64],"for":[32,159,175],"machine":[33],"learning":[34],"Utilizing":[36],"crossbar":[38,98],"architecture":[39,99],"with":[40],"emerging":[41],"non-volatile":[42],"memories":[43],"(eNVM)":[44],"such":[45],"as":[46],"dense":[47],"resistive":[48],"random":[49,56],"access":[50,57],"memory":[51,58,76,161],"(RRAM)":[52],"or":[53],"phase":[54],"change":[55],"(PCRAM),":[59],"various":[60],"forms":[61],"can":[65,100],"be":[66],"implemented":[67],"to":[68,154],"greatly":[69,101],"reduce":[70,102],"power":[71],"increase":[73],"on":[74,150,178],"chip":[75],"capacity.":[77],"However,":[78],"compute":[79,94],"faces":[81],"its":[82],"own":[83],"limitations":[84],"at":[85],"both":[86],"circuit":[88],"device":[91],"levels.":[92],"Although":[93],"using":[96],"rigid":[106],"nature":[107],"these":[109],"large":[110],"fixed":[111],"weight":[112],"matrices":[113],"forfeits":[114],"flexibility":[116],"traditional":[118],"CMOS":[119],"SRAM":[121],"based":[122,149,162],"designs.":[123,163],"In":[124],"this":[125],"work,":[126],"we":[127,140],"explore":[128],"different":[130],"synchronization":[131],"barriers":[132],"occur":[134],"from":[135],"CIM":[137,176],"constraints.":[138],"Furthermore,":[139],"propose":[141],"new":[143],"allocation":[144,173],"algorithm":[145],"flow":[148],"input":[151],"distributions":[153],"maximize":[155],"utilization":[156],"compute-in":[160],"We":[164],"demonstrate":[165],"<tex>$\\boldsymbol{7.47}\\times$</tex>":[167],"improvement":[169],"over":[170],"naive":[172],"method":[174],"accelerators":[177],"ResNet18.":[179]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}