{"id":"https://openalex.org/W2991786195","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920393","title":"A Micro-Code-Based Hardware Architecture of Integer Motion Estimation for HEVC","display_name":"A Micro-Code-Based Hardware Architecture of Integer Motion Estimation for HEVC","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2991786195","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920393","mag":"2991786195"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2019.8920393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069886490","display_name":"Chenhao Gu","orcid":"https://orcid.org/0000-0002-1852-9063"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenhao Gu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114859891","display_name":"Leilei Huang","orcid":"https://orcid.org/0009-0009-7342-5230"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leilei Huang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085004179","display_name":"Yibo Fan","orcid":"https://orcid.org/0000-0003-2523-8261"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Fan","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.3823,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.54159766,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"269","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7831025719642639},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.6528531312942505},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.6031379103660583},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.466916561126709},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.459064781665802},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4406255781650543},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4351770579814911},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38039812445640564},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37823906540870667},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3467346429824829},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2158021628856659},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.20136994123458862},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13606074452400208}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7831025719642639},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.6528531312942505},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.6031379103660583},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.466916561126709},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.459064781665802},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4406255781650543},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4351770579814911},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38039812445640564},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37823906540870667},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3467346429824829},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2158021628856659},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.20136994123458862},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13606074452400208},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2019.8920393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1976935468","https://openalex.org/W1982520125","https://openalex.org/W2035864993","https://openalex.org/W2049809143","https://openalex.org/W2064006410","https://openalex.org/W2102589965","https://openalex.org/W2245507383","https://openalex.org/W2511727364","https://openalex.org/W2513235763","https://openalex.org/W2613454533"],"related_works":["https://openalex.org/W2052299349","https://openalex.org/W1901944325","https://openalex.org/W2789801754","https://openalex.org/W4297728441","https://openalex.org/W2187824534","https://openalex.org/W2148720069","https://openalex.org/W2066978430","https://openalex.org/W2153460063","https://openalex.org/W4230310076","https://openalex.org/W1966261340"],"abstract_inverted_index":{"The":[0,124],"advent":[1],"of":[2,16,34,43,83,122],"Ultra":[3],"High":[4,35],"Definition":[5],"(UHD)":[6],"and":[7,62,89],"Super":[8],"Hi-Vision":[9],"(SHV)":[10],"videos":[11],"has":[12],"motivated":[13],"the":[14,29,44,67,70,111],"development":[15],"advanced":[17],"video":[18,47],"coding":[19,48],"standard":[20],"in":[21,96],"these":[22],"years.":[23],"Integer":[24],"motion":[25],"estimation":[26],"(IME)":[27],"is":[28,41,127],"most":[30,45],"computationally":[31],"expensive":[32],"process":[33],"Efficiency":[36],"Video":[37],"Coding":[38],"(HEVC),":[39],"which":[40],"one":[42],"widespread":[46],"standards.":[49],"Many":[50],"previous":[51],"works":[52],"related":[53],"to":[54,76],"IME":[55,71,87,106],"put":[56],"emphasis":[57],"on":[58,104],"enlarging":[59],"search":[60,101],"range":[61],"improving":[63],"computation":[64],"complexity.":[65],"However,":[66],"fact":[68],"that":[69],"algorithm":[72],"should":[73],"be":[74],"adaptive":[75],"different":[77,100],"scenarios":[78],"was":[79],"neglected.":[80],"In":[81],"view":[82],"this,":[84],"a":[85],"configurable":[86],"engine":[88,107],"its":[90],"micro-code-based":[91],"hardware":[92,125],"design":[93,126],"are":[94,108],"proposed":[95],"this":[97],"paper.":[98],"Three":[99],"schemes":[102],"based":[103],"our":[105],"evaluated":[109],"using":[110,135],"HEVC":[112],"test":[113],"model":[114],"(HM)":[115],"16.9,":[116],"achieving":[117],"an":[118],"average":[119],"BD-rate":[120],"increase":[121],"0.55/-0.07/-0.14%.":[123],"implemented":[128],"with":[129],"225.":[130],"7K":[131],"gates":[132],"at":[133],"500MHz":[134],"TSMC":[136],"65nm":[137],"CMOS":[138],"standard-cell":[139],"libraries.":[140]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}