{"id":"https://openalex.org/W2992312530","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920390","title":"New design of analog and mixed-signal cells using back-gate cross-coupled structure","display_name":"New design of analog and mixed-signal cells using back-gate cross-coupled structure","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2992312530","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920390","mag":"2992312530"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2019.8920390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053814554","display_name":"G. Jacquemod","orcid":"https://orcid.org/0000-0003-2915-7653"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"G. Jacquemod","raw_affiliation_strings":["Université Nice Sophia Antipolis,Polytech’Lab,France","Polytech'Lab, Universit\u00e9 Nice Sophia Antipolis, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Nice Sophia Antipolis,Polytech’Lab,France","institution_ids":["https://openalex.org/I201841394"]},{"raw_affiliation_string":"Polytech'Lab, Universit\u00e9 Nice Sophia Antipolis, France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110344093","display_name":"Zhaopeng Wei","orcid":"https://orcid.org/0009-0007-7734-170X"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Z. Wei","raw_affiliation_strings":["Université Nice Sophia Antipolis,Polytech’Lab,France","Polytech'Lab, Universit\u00e9 Nice Sophia Antipolis, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Nice Sophia Antipolis,Polytech’Lab,France","institution_ids":["https://openalex.org/I201841394"]},{"raw_affiliation_string":"Polytech'Lab, Universit\u00e9 Nice Sophia Antipolis, France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048605987","display_name":"Yves Leduc","orcid":null},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Y. Leduc","raw_affiliation_strings":["Université Nice Sophia Antipolis,Polytech’Lab,France","Polytech'Lab, Universit\u00e9 Nice Sophia Antipolis, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Nice Sophia Antipolis,Polytech’Lab,France","institution_ids":["https://openalex.org/I201841394"]},{"raw_affiliation_string":"Polytech'Lab, Universit\u00e9 Nice Sophia Antipolis, France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009392678","display_name":"Emeric de Foucauld","orcid":"https://orcid.org/0000-0001-8710-941X"},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. de Foucauld","raw_affiliation_strings":["CEA-LETI,Grenoble,France","CEA-LETI, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA-LETI,Grenoble,France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]},{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020230981","display_name":"J\u00e9r\u00f4me Prouv\u00e9e","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Prouvee","raw_affiliation_strings":["CEA-LETI,Grenoble,France","CEA-LETI, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA-LETI,Grenoble,France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]},{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110226348","display_name":"B. Blampey","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"B. Blampey","raw_affiliation_strings":["CEA-LETI,Grenoble,France","CEA-LETI, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA-LETI,Grenoble,France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]},{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.18922722,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6305387020111084},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6098132729530334},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5463122129440308},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.5270117521286011},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5154584050178528},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5032405257225037},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49988818168640137},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46616679430007935},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.45359960198402405},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.440178781747818},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.43428370356559753},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.41432714462280273},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41327157616615295},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.4103237986564636},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41011568903923035},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4051407277584076},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3848220705986023},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19894587993621826},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.19438111782073975},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.18396583199501038},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.13029372692108154}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6305387020111084},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6098132729530334},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5463122129440308},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.5270117521286011},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5154584050178528},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5032405257225037},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49988818168640137},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46616679430007935},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.45359960198402405},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.440178781747818},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.43428370356559753},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.41432714462280273},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41327157616615295},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.4103237986564636},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41011568903923035},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4051407277584076},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3848220705986023},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19894587993621826},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.19438111782073975},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.18396583199501038},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.13029372692108154},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2019.8920390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:cea-04779790v1","is_oa":false,"landing_page_url":"https://cea.hal.science/cea-04779790","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2019, Cuzco, Peru. pp.21-26, ⟨10.1109/VLSI-SoC.2019.8920390⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2042419182","https://openalex.org/W2096227378","https://openalex.org/W2325360576","https://openalex.org/W2744501729","https://openalex.org/W2946942874","https://openalex.org/W4393358058"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W1924227955","https://openalex.org/W4242038055","https://openalex.org/W1493881961","https://openalex.org/W2128579103"],"abstract_inverted_index":{"Analog":[0],"integrated":[1],"circuits,":[2],"in":[3,33],"particular":[4],"passive":[5,37],"components,":[6],"never":[7],"follow":[8],"the":[9,22,75],"Moore's":[10],"law.":[11],"FDSOI":[12],"(Fully":[13],"Depleted":[14],"Silicon":[15],"On":[16],"Insulator)":[17],"technology":[18],"allows":[19],"to":[20,28,35,86],"reduce":[21],"SCE":[23,42],"(Short":[24],"Channel":[25],"Effect)":[26],"and":[27,49,65,72,83,98],"design":[29,52],"new":[30,51],"mixed-signal":[31],"topologies":[32],"order":[34],"remove":[36],"component.":[38],"To":[39],"illustrate":[40],"this":[41],"problem,":[43],"a":[44,50,56,78,87],"current":[45,79],"mirror":[46,80],"was":[47],"chosen":[48],"is":[53,81,94],"proposed.":[54],"First,":[55],"RO":[57],"(Ring":[58],"Oscillator)":[59],"based":[60],"on":[61],"back-gate":[62],"cross-coupled":[63],"structure":[64],"complementary":[66],"logic,":[67],"has":[68],"been":[69],"designed,":[70],"optimized":[71],"measured.":[73],"Using":[74],"same":[76],"technique,":[77],"studied":[82],"finally":[84],"implemented":[85],"VCRO":[88],"(Voltage":[89],"Controlled":[90],"RO).":[91],"The":[92],"concept":[93],"validated":[95],"by":[96],"simulations":[97],"measurements.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}