{"id":"https://openalex.org/W2994381069","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920361","title":"A Mixed-Signal Offset-Compensation System for Multi-Gbit/s Optical Receiver Frontends","display_name":"A Mixed-Signal Offset-Compensation System for Multi-Gbit/s Optical Receiver Frontends","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2994381069","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920361","mag":"2994381069"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2019.8920361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920361","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102966104","display_name":"L\u00e1szl\u00f3 Szil\u00e1gyi","orcid":"https://orcid.org/0000-0002-5437-5575"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Laszlo Szilagyi","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001786375","display_name":"Jan Pl\u00edva","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Pliva","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077738868","display_name":"Ronny Henker","orcid":"https://orcid.org/0000-0002-1851-6828"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ronny Henker","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1211,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.49503542,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"46","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10767","display_name":"Advanced Photonic Communication Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.7966044545173645},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.688162088394165},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.5953512787818909},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5074474215507507},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4938820004463196},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4427891969680786},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4241678714752197},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3846588432788849},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.274836927652359},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21278280019760132},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.18183740973472595}],"concepts":[{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.7966044545173645},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.688162088394165},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.5953512787818909},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5074474215507507},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4938820004463196},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4427891969680786},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4241678714752197},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3846588432788849},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.274836927652359},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21278280019760132},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.18183740973472595},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2019.8920361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920361","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W626412266","https://openalex.org/W1501578572","https://openalex.org/W2034525900","https://openalex.org/W2115623896","https://openalex.org/W2120200547","https://openalex.org/W2126624780","https://openalex.org/W2157521472","https://openalex.org/W2173741065","https://openalex.org/W2428087307","https://openalex.org/W2510292527","https://openalex.org/W2512094572","https://openalex.org/W2559771564","https://openalex.org/W2611481800","https://openalex.org/W2626201744","https://openalex.org/W2906165406","https://openalex.org/W3150891300"],"related_works":["https://openalex.org/W187571081","https://openalex.org/W2034418153","https://openalex.org/W2379084545","https://openalex.org/W3094818520","https://openalex.org/W2109613913","https://openalex.org/W2011643116","https://openalex.org/W4285101079","https://openalex.org/W2795873974","https://openalex.org/W2094398375","https://openalex.org/W2295076205"],"abstract_inverted_index":{"Offset":[0],"compensation":[1],"(OC)":[2],"systems":[3],"are":[4,16,43,126,166],"indispensable":[5],"parts":[6],"of":[7,14,29,57,139,146,171,181,207,217],"multi-Gbit/s":[8],"optical":[9],"receiver":[10],"(RX)":[11],"frontends.":[12],"Effects":[13],"offset":[15,68,194,216],"addressed":[17],"in":[18,69,120,233],"this":[19],"paper.":[20],"The":[21,131],"analytical":[22],"expression":[23],"for":[24],"the":[25,30,36,58,66,70,85,97,117,121,159,186,215,218,224,248],"highest":[26],"lower-cut-off":[27,137],"frequency":[28,138],"OC":[31,41],"with":[32,111,116,129],"minimum":[33],"impact":[34],"on":[35],"sensitivity":[37],"is":[38,51,157,195,221],"found.":[39],"Existing":[40],"solutions":[42],"discussed.":[44],"Then,":[45],"a":[46,94,136,143,203,228,238],"novel":[47],"mixed-signal":[48],"(MS)":[49],"architecture":[50],"introduced":[52],"which":[53],"uses":[54],"digital":[55],"filtering":[56],"signal,":[59],"and":[60,74,83,93,115,155,211,231,245,252],"current-digital-to-analog":[61],"converters":[62],"(IDACs)":[63],"to":[64],"compensate":[65,84,213],"static":[67],"limiting":[71],"amplifier":[72,76],"(LA)":[73],"transimpedance":[75],"(TIA),":[77],"as":[78,80,235,237],"well":[79,236],"continuously":[81],"track":[82],"TIA":[86],"offset.":[87],"By":[88],"using":[89,168],"two":[90,162],"feedback":[91,163],"loops":[92],"continuous":[95],"tracking":[96],"presented":[98,132,225],"solution":[99],"offers":[100,227],"more":[101],"functionality":[102,232],"than":[103],"other":[104],"existing":[105],"MS":[106,133],"architectures.":[107],"Three":[108],"RX":[109,160],"implementations,":[110],"RC,":[112],"switched-capacitor":[113],"(S-C)":[114],"MS-OC":[118],"architectures,":[119],"same":[122],"28":[123],"nm":[124],"bulk-CMOS":[125],"compared":[127],"quantitatively":[128],"measurements.":[130],"design":[134],"reaches":[135],"under":[140],"9":[141],"kHz,":[142],"dynamic":[144],"range":[145],"over":[147,247],"1":[148],"mA,":[149],"3.":[150],"2\u03bcA":[151],"residual":[152,193],"input":[153],"offset-current":[154],"it":[156],"compensating":[158],"via":[161],"loops.":[164],"These":[165],"achieved":[167],"an":[169],"area":[170],"only":[172,214],"1345":[173],"\u03bcm":[174],"<sup":[175],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[176],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[177],",":[178],"nearly":[179],"half":[180],"RC-filter":[182,251],"based":[183,255],"architecture.":[184],"Although":[185],"SC":[187],"implementation":[188],"needs":[189],"less":[190],"area,":[191,243],"its":[192],"8":[196],"times":[197],"higher.":[198],"Both":[199],"conventional":[200],"implementations":[201],"have":[202],"higher":[204,229],"high-pass":[205],"characteristic":[206],"about":[208],"20":[209],"kHz":[210],"can":[212],"TIA.":[219],"It":[220],"concluded,":[222],"that":[223],"system":[226],"flexibility":[230],"implementation,":[234],"very":[239],"good":[240],"compromise":[241],"between":[242],"precision":[244],"performance":[246],"commonly":[249],"used":[250],"S-C":[253],"filter":[254],"solutions.":[256]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}