{"id":"https://openalex.org/W2991906641","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920323","title":"Implementation-Independent Functional Test Generation for RISC Microprocessors","display_name":"Implementation-Independent Functional Test Generation for RISC Microprocessors","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2991906641","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920323","mag":"2991906641"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2019.8920323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065172476","display_name":"Adeboye Stephen Oyeniran","orcid":"https://orcid.org/0000-0002-6344-3875"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Adeboye Stephen Oyeniran","raw_affiliation_strings":["Tallinn University of Technology, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Tallinn University of Technology, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Tallinn University of Technology, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Tallinn University of Technology, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"82","last_page":"87"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9789999723434448,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9785000085830688,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7851094603538513},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6948517560958862},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6502028703689575},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5164065957069397},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5038813948631287},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4692644476890564},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.46012282371520996},{"id":"https://openalex.org/keywords/bitwise-operation","display_name":"Bitwise operation","score":0.42544323205947876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40426144003868103},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39362606406211853},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3167344629764557},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16196030378341675},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11787182092666626}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7851094603538513},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6948517560958862},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6502028703689575},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5164065957069397},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5038813948631287},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4692644476890564},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.46012282371520996},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.42544323205947876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40426144003868103},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39362606406211853},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3167344629764557},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16196030378341675},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11787182092666626},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2019.8920323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W580566346","https://openalex.org/W1891950198","https://openalex.org/W1927443640","https://openalex.org/W1965015817","https://openalex.org/W1993225874","https://openalex.org/W1995827686","https://openalex.org/W2011494794","https://openalex.org/W2031313028","https://openalex.org/W2033613342","https://openalex.org/W2061104937","https://openalex.org/W2071841318","https://openalex.org/W2082836981","https://openalex.org/W2103363686","https://openalex.org/W2105522986","https://openalex.org/W2106864957","https://openalex.org/W2111785162","https://openalex.org/W2115386046","https://openalex.org/W2115795793","https://openalex.org/W2152640154","https://openalex.org/W2154237597","https://openalex.org/W2155341425","https://openalex.org/W2156278309","https://openalex.org/W2156710719","https://openalex.org/W2162696040","https://openalex.org/W2334801967","https://openalex.org/W4233176001","https://openalex.org/W4243513274","https://openalex.org/W4251758069","https://openalex.org/W6671028816","https://openalex.org/W6676649663"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4382053335","https://openalex.org/W2036206036"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,91],"generic":[3],"strategy":[4],"for":[5,12,66,112,130,144],"formalized":[6],"synthesis":[7],"of":[8,51,89,94,101,124],"Software-Based":[9],"Self-Test":[10],"(SBST)":[11],"testing":[13,100],"microprocessors":[14],"with":[15,18],"RISC":[16],"architecture":[17],"the":[19,29,52,57,62,87,98,114,125],"goal":[20],"to":[21,34],"achieve":[22],"high":[23,140],"gate-level":[24,30,95,152],"fault":[25,81,116,141],"coverage":[26,117,142],"without":[27,147],"knowing":[28],"implementation":[31,153],"detail,":[32],"and":[33,60],"have":[35],"well-structured":[36],"compact":[37],"test,":[38],"which":[39,85],"can":[40],"be":[41],"easily":[42],"unrolled":[43],"on-line":[44],"during":[45],"test":[46,105],"execution.":[47],"The":[48],"high-level":[49,78,115],"model":[50,82],"microprocessor":[53],"is":[54,83,107,118,135],"derived":[55],"from":[56,61],"instruction":[58],"set":[59],"architectural":[63],"features":[64],"introduced":[65],"increasing":[67],"performance,":[68],"like":[69],"pipelining,":[70],"forwarding,":[71],"hazard":[72],"handling,":[73],"prediction,":[74],"etc.":[75],"A":[76,109],"novel":[77,110],"functional":[79,99],"control":[80],"introduced,":[84],"has":[86],"capability":[88],"covering":[90],"broad":[92],"class":[93],"faults.":[96],"For":[97],"data-path,":[102],"bitwise":[103],"pseudo-exhaustive":[104],"method":[106,111],"used.":[108],"measuring":[113],"proposed.":[119],"As":[120],"an":[121,127],"added":[122],"value":[123],"method,":[126],"efficient":[128],"approach":[129],"identifying":[131],"low-level":[132],"redundant":[133],"faults":[134],"described.":[136],"Experimental":[137],"results":[138],"demonstrate":[139],"achieved":[143],"MiniMIPS":[145],"processor":[146],"using":[148],"any":[149],"information":[150],"about":[151],"details.":[154]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}