{"id":"https://openalex.org/W2994601724","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920313","title":"On NBTI-induced Aging Analysis in IEEE 1687 Reconfigurable Scan Networks","display_name":"On NBTI-induced Aging Analysis in IEEE 1687 Reconfigurable Scan Networks","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2994601724","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920313","mag":"2994601724"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2019.8920313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069588929","display_name":"Aleksa Damljanovic","orcid":"https://orcid.org/0000-0003-3947-7212"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Aleksa Damljanovic","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024501121","display_name":"Giovanni Squillero","orcid":"https://orcid.org/0000-0001-5784-6435"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Squillero","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110655010","display_name":"Cemil Cem Guursoy","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Cemil Cem Guursoy","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3982,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54055162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"335","last_page":"340"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.6810865998268127},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.6529775857925415},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6097145676612854},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6040668487548828},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.55500727891922},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.516827404499054},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5053279995918274},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.41777360439300537},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3768535852432251},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31206363439559937},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.31036484241485596},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3091587424278259},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.30015328526496887},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22513800859451294},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.12725311517715454}],"concepts":[{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.6810865998268127},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6529775857925415},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6097145676612854},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6040668487548828},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.55500727891922},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.516827404499054},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5053279995918274},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.41777360439300537},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3768535852432251},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31206363439559937},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.31036484241485596},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3091587424278259},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.30015328526496887},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22513800859451294},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.12725311517715454},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2019.8920313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1970023301","https://openalex.org/W1984145458","https://openalex.org/W2009592036","https://openalex.org/W2040760679","https://openalex.org/W2099746875","https://openalex.org/W2102729267","https://openalex.org/W2104114347","https://openalex.org/W2109018779","https://openalex.org/W2125808184","https://openalex.org/W2134869654","https://openalex.org/W2136066624","https://openalex.org/W2164178706","https://openalex.org/W2165130438","https://openalex.org/W2167669450","https://openalex.org/W2218368839","https://openalex.org/W2389387540","https://openalex.org/W2544026326","https://openalex.org/W2570543678","https://openalex.org/W2739434892","https://openalex.org/W2802845066","https://openalex.org/W2901131954","https://openalex.org/W4243047118"],"related_works":["https://openalex.org/W1999919743","https://openalex.org/W2081382200","https://openalex.org/W2100282217","https://openalex.org/W2157278395","https://openalex.org/W2164047446","https://openalex.org/W2096191509","https://openalex.org/W2126351224","https://openalex.org/W3033168326","https://openalex.org/W2609002938","https://openalex.org/W2117835845"],"abstract_inverted_index":{"The":[0,152],"Negative":[1],"Bias":[2],"Temperature":[3],"Instability":[4],"(NBTI)":[5],"phenomenon":[6],"is":[7,66,89,154,167],"one":[8],"of":[9,24,75,82,96,108,132,164,172],"the":[10,61,63,76,79,86,94,97,102,106,109,130,150,162],"main":[11],"reliability":[12,98],"issues":[13,99],"in":[14,21,32,71,85,135],"today's":[15],"nanoelectronic":[16],"systems.":[17],"It":[18],"causes":[19],"increase":[20],"threshold":[22],"voltage":[23],"pMOS":[25],"transistors,":[26],"thus":[27],"degrading":[28],"signal":[29],"propagation":[30],"delay":[31],"logic":[33],"paths":[34],"between":[35],"flip-flops.":[36],"Recently,":[37],"IEEE":[38,43],"published":[39],"a":[40,83,145,157,158,170],"new":[41],"standard":[42],"1687":[44],"for":[45,69],"Reconfigurable":[46],"Scan":[47],"Networks":[48],"(RSN)":[49],"to":[50,53,117,148],"facilitate":[51],"access":[52],"embedded":[54],"instrumentation":[55],"within":[56],"an":[57],"integrated":[58],"circuit.":[59],"In":[60,125],"field,":[62],"RSN":[64,87,175],"infrastructure":[65],"often":[67],"exploited":[68],"fault-management":[70],"failure-sensitive":[72],"critical":[73],"parts":[74],"system.":[77],"Therefore,":[78],"severity":[80],"level":[81],"fault":[84],"itself":[88],"very":[90],"high,":[91],"thus,":[92],"amplifying":[93],"impact":[95],"caused":[100],"by":[101],"aforementioned":[103],"effect.":[104],"To":[105],"best":[107],"authors'":[110],"knowledge":[111],"no":[112],"approach":[113,166],"has":[114],"been":[115],"proposed":[116],"investigate":[118],"or":[119],"address":[120],"this":[121,126],"issue":[122],"so":[123],"far.":[124],"paper,":[127],"we":[128],"analyze":[129],"effect":[131],"NBTI-induced":[133],"aging":[134],"RSNs":[136],"from":[137],"architectural":[138],"and":[139,143,161],"operational":[140],"(functional)":[141],"perspectives":[142],"present":[144],"novel":[146],"technique":[147],"mitigate":[149],"degradation.":[151],"methodology":[153],"demonstrated":[155],"on":[156,169],"case-study":[159],"example":[160],"effectiveness":[163],"our":[165],"evaluated":[168],"sub-set":[171],"ITC2016":[173],"benchmark":[174],"designs.":[176]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}