{"id":"https://openalex.org/W2992291612","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920307","title":"A 0.80pJ/flop, 1.24Tflop/sW 8-to-64 bit Transprecision Floating-Point Unit for a 64 bit RISC-V Processor in 22nm FD-SOI","display_name":"A 0.80pJ/flop, 1.24Tflop/sW 8-to-64 bit Transprecision Floating-Point Unit for a 64 bit RISC-V Processor in 22nm FD-SOI","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2992291612","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920307","mag":"2992291612"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2019.8920307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11585/730316","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035969537","display_name":"Stefan Mach","orcid":"https://orcid.org/0000-0002-3476-8857"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stefan Mach","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology, Zurich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024145677","display_name":"Fabian Schuiki","orcid":"https://orcid.org/0000-0002-9923-5031"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fabian Schuiki","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology, Zurich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058655278","display_name":"Florian Zaruba","orcid":"https://orcid.org/0000-0002-8194-6521"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Florian Zaruba","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology, Zurich, Switzerland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology, Zurich, Switzerland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2109,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.803964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.733653724193573},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.6725558042526245},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6596364378929138},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.6205131411552429},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.5784500241279602},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5304973125457764},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.525615394115448},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5118407607078552},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46992599964141846},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46018773317337036},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.45898520946502686},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.44119778275489807},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41591715812683105},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.39714449644088745},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3298342823982239},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13079282641410828},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.12580332159996033},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0854400098323822}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.733653724193573},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.6725558042526245},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6596364378929138},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.6205131411552429},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.5784500241279602},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5304973125457764},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.525615394115448},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5118407607078552},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46992599964141846},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46018773317337036},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.45898520946502686},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.44119778275489807},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41591715812683105},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.39714449644088745},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3298342823982239},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13079282641410828},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.12580332159996033},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0854400098323822},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2019.8920307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/730316","is_oa":true,"landing_page_url":"http://hdl.handle.net/11585/730316","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:cris.unibo.it:11585/730316","is_oa":true,"landing_page_url":"http://hdl.handle.net/11585/730316","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2070273314","https://openalex.org/W2606722458","https://openalex.org/W2750822049","https://openalex.org/W2770593197","https://openalex.org/W2798846955","https://openalex.org/W2798956872","https://openalex.org/W2801629875","https://openalex.org/W2887397219","https://openalex.org/W2889314677","https://openalex.org/W2936567838","https://openalex.org/W2946705112","https://openalex.org/W6743617437"],"related_works":["https://openalex.org/W2142464516","https://openalex.org/W2030263612","https://openalex.org/W3168487697","https://openalex.org/W2787877452","https://openalex.org/W1916911201","https://openalex.org/W2079351402","https://openalex.org/W4287728225","https://openalex.org/W3113606433","https://openalex.org/W3039606915","https://openalex.org/W2992291612"],"abstract_inverted_index":{"The":[0,132],"crisis":[1],"of":[2,44,105,118],"Moore's":[3],"law":[4],"and":[5,57,63,102,108,114,120,140,143,149],"new":[6],"dominant":[7],"Machine":[8],"Learning":[9],"workloads":[10],"require":[11],"a":[12,45,86,127,144],"paradigm":[13],"shift":[14],"towards":[15],"finely":[16],"tunable-precision":[17],"(a.k.a.":[18],"transprecision)":[19],"computing.":[20],"More":[21],"specifically,":[22],"we":[23],"need":[24],"floating-point":[25,48],"circuits":[26],"that":[27],"are":[28],"capable":[29],"to":[30],"operate":[31],"on":[32,69],"many":[33],"formats":[34],"with":[35],"high":[36],"flexibility.":[37],"We":[38,78,122],"present":[39],"the":[40,53,81,94,124],"first":[41],"silicon":[42],"implementation":[43],"64-bit":[46],"transprecision":[47,96],"unit.":[49],"It":[50],"fully":[51],"supports":[52],"standard":[54],"double,":[55],"single,":[56],"half":[58],"precision,":[59],"alongside":[60],"custom":[61],"bfloat":[62],"8":[64],"bit":[65,88],"formats.":[66,153],"Operations":[67],"occur":[68],"scalars":[70],"or":[71,74],"2,":[72],"4,":[73],"8-way":[75],"SIMD":[76],"vectors.":[77],"have":[79],"integrated":[80],"247":[82],"kGE":[83],"unit":[84,133],"into":[85],"64":[87],"application-class":[89],"RISC-V":[90],"processor":[91],"core,":[92],"where":[93],"added":[95],"support":[97],"accounts":[98],"for":[99],"an":[100],"energy":[101,116,135],"area":[103],"overhead":[104],"merely":[106],"11%":[107],"9%,":[109],"respectively;":[110],"yet":[111],"achieving":[112],"speedups":[113],"per-datum":[115],"gains":[117],"7.3x":[119],"7.94x.":[121],"implemented":[123],"design":[125],"in":[126],"22":[128],"nm":[129],"FD-SOI":[130],"technology.":[131],"achieves":[134],"efficiencies":[136],"between":[137,146],"75":[138],"Gflop/sW":[139],"1.24":[141],"Tflop/sW,":[142],"performance":[145],"1.85":[147],"Gflop/s":[148],"14.83":[150],"Gflop/s,":[151],"across":[152]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}