{"id":"https://openalex.org/W2991965607","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920306","title":"Software-Based Self-Test for Transition Faults: a Case Study","display_name":"Software-Based Self-Test for Transition Faults: a Case Study","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2991965607","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920306","mag":"2991965607"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2019.8920306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035251234","display_name":"Michelangelo Grosso","orcid":"https://orcid.org/0000-0002-9726-0356"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michelangelo Grosso","raw_affiliation_strings":["AMS R%D STMicroelectronics s.r.l., Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMS R%D STMicroelectronics s.r.l., Torino, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087084333","display_name":"Salvatore Rinaudo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Rinaudo","raw_affiliation_strings":["AMS R%D STMicroelectronics s.r.l., Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMS R%D STMicroelectronics s.r.l., Catania, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021648739","display_name":"Andrea Casalino","orcid":"https://orcid.org/0000-0002-5161-6054"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Casalino","raw_affiliation_strings":["Dip. di Automatica e Informatica Politecnico di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip. di Automatica e Informatica Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Matteo Sonza Reorda","raw_affiliation_strings":["Dip. di Automatica e Informatica Politecnico di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip. di Automatica e Informatica Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2019","issue":null,"first_page":"76","last_page":"81"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6733750104904175},{"id":"https://openalex.org/keywords/complement","display_name":"Complement (music)","score":0.6706927418708801},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6043195724487305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5935803055763245},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5373586416244507},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5181047320365906},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47601112723350525},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45521682500839233},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.44955357909202576},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4464881122112274},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.42407795786857605},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4163789749145508},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4113464057445526},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3261995315551758},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.284931480884552},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2792077660560608},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13675299286842346},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08563455939292908}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6733750104904175},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.6706927418708801},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6043195724487305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5935803055763245},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5373586416244507},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5181047320365906},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47601112723350525},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45521682500839233},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.44955357909202576},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4464881122112274},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42407795786857605},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4163789749145508},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4113464057445526},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3261995315551758},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.284931480884552},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2792077660560608},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13675299286842346},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08563455939292908},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C188082640","wikidata":"https://www.wikidata.org/wiki/Q1780899","display_name":"Complementation","level":4,"score":0.0},{"id":"https://openalex.org/C127716648","wikidata":"https://www.wikidata.org/wiki/Q104053","display_name":"Phenotype","level":3,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2019.8920306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"mag:3036892883","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=201902273926575475","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1928232539","https://openalex.org/W1978853990","https://openalex.org/W1981991723","https://openalex.org/W1995827686","https://openalex.org/W2026204333","https://openalex.org/W2042435629","https://openalex.org/W2098511610","https://openalex.org/W2106864957","https://openalex.org/W2108485865","https://openalex.org/W2111896072","https://openalex.org/W2148452262","https://openalex.org/W2149966432","https://openalex.org/W2151594754","https://openalex.org/W2162696040","https://openalex.org/W2518155142","https://openalex.org/W2593802580","https://openalex.org/W2602994942","https://openalex.org/W2918741387","https://openalex.org/W2945196697","https://openalex.org/W4235782507"],"related_works":["https://openalex.org/W2463298697","https://openalex.org/W2134423407","https://openalex.org/W2544293398","https://openalex.org/W2143718114","https://openalex.org/W3095442004","https://openalex.org/W2185184524","https://openalex.org/W1778611569","https://openalex.org/W2148777979","https://openalex.org/W1992204614","https://openalex.org/W1580688660","https://openalex.org/W2150654657","https://openalex.org/W2148250222","https://openalex.org/W2134122368","https://openalex.org/W1959459420","https://openalex.org/W2154319762","https://openalex.org/W2105337631","https://openalex.org/W2106100968","https://openalex.org/W1921119665","https://openalex.org/W2116645933","https://openalex.org/W1991935474"],"abstract_inverted_index":{"Scan":[0],"chain-based":[1],"testing":[2],"is":[3,29,114,129],"a":[4,90,96,101],"de":[5],"facto":[6],"standard":[7],"for":[8],"guaranteeing":[9],"quality":[10],"of":[11,52,92,120],"manufactured":[12],"digital":[13,46],"circuits.":[14],"However,":[15],"functional":[16,112],"approaches":[17],"are":[18],"often":[19],"used":[20,39],"to":[21,40,49,57,62,108],"complement":[22,63],"test":[23,113],"suites,":[24],"especially":[25],"when":[26,71],"analog":[27],"circuitry":[28],"integrated":[30,99],"in":[31,45,100],"the":[32,53,64,121,137],"chip.":[33],"Software-Based":[34],"Self-Test":[35],"(SBST)":[36],"can":[37],"be":[38],"increase":[41],"defect":[42,65,77],"coverage":[43,66],"also":[44],"parts,":[47],"or":[48,61],"replace":[50],"part":[51],"scan":[54,126],"pattern":[55],"set":[56],"reduce":[58],"tester":[59],"requirements,":[60],"achieved":[67],"by":[68,125],"structural":[69],"techniques":[70],"advanced":[72],"semiconductor":[73],"technologies":[74],"introduce":[75],"new":[76],"types.":[78],"This":[79],"paper":[80],"deals":[81],"with":[82,133],"SBST":[83,128],"targeting":[84],"transition":[85],"delay":[86,122],"faults,":[87],"and":[88,127],"describes":[89],"case":[91],"study":[93],"based":[94],"on":[95,103],"peripheral":[97],"module":[98],"System":[102],"Chip":[104],"(SoC).":[105],"A":[106,117],"method":[107],"develop":[109],"an":[110],"effective":[111],"first":[115],"described.":[116],"comparative":[118],"analysis":[119],"faults":[123],"detected":[124],"then":[130],"presented,":[131],"together":[132],"some":[134],"discussion":[135],"about":[136],"obtained":[138],"results.":[139]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}