{"id":"https://openalex.org/W2991682213","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920295","title":"Performance Analysis of a Comparator Based Mixed-Signal Control Loop in 28 nm CMOS","display_name":"Performance Analysis of a Comparator Based Mixed-Signal Control Loop in 28 nm CMOS","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2991682213","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920295","mag":"2991682213"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2019.8920295","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920295","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001982662","display_name":"Florian Protze","orcid":"https://orcid.org/0000-0002-6950-6814"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Florian Protze","raw_affiliation_strings":["Chair for Circuit Design and Network Theory, Technische Universit\u00a8at Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Circuit Design and Network Theory, Technische Universit\u00a8at Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109370108","display_name":"Martin Kreisig","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Kreisig","raw_affiliation_strings":["Chair for Circuit Design and Network Theory, Technische Universit\u00a8at Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Circuit Design and Network Theory, Technische Universit\u00a8at Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Chair for Circuit Design and Network Theory, Technische Universit\u00a8at Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Circuit Design and Network Theory, Technische Universit\u00a8at Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050298468","display_name":"Sebastian H\u00f6ppner","orcid":"https://orcid.org/0000-0002-9938-2736"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Hoppner","raw_affiliation_strings":["Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052216639","display_name":"Stephan Hartmann","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stephan Hartmann","raw_affiliation_strings":["Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089072366","display_name":"Stefan Huanzsche","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Huanzsche","raw_affiliation_strings":["Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043520617","display_name":"Stefan Scholze","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Scholze","raw_affiliation_strings":["Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059380044","display_name":"Georg Ellguth","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Georg Ellguth","raw_affiliation_strings":["Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071241846","display_name":"Christian Mayr","orcid":"https://orcid.org/0000-0003-3502-0872"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Mayr","raw_affiliation_strings":["Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Highly-Parallel VLSI Systems and Neuromorphic Circuits, Technische Universit\u00a8at Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"155","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.6588692665100098},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6154319047927856},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5907875299453735},{"id":"https://openalex.org/keywords/common-mode-signal","display_name":"Common-mode signal","score":0.586205244064331},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5702551603317261},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.46038106083869934},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44712337851524353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44374966621398926},{"id":"https://openalex.org/keywords/attenuation","display_name":"Attenuation","score":0.43195363879203796},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3980565667152405},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3709031939506531},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35594630241394043},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2407200038433075},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.21140778064727783},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.16110360622406006}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.6588692665100098},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6154319047927856},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5907875299453735},{"id":"https://openalex.org/C189714311","wikidata":"https://www.wikidata.org/wiki/Q1530371","display_name":"Common-mode signal","level":4,"score":0.586205244064331},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5702551603317261},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.46038106083869934},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44712337851524353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44374966621398926},{"id":"https://openalex.org/C184652730","wikidata":"https://www.wikidata.org/wiki/Q2357982","display_name":"Attenuation","level":2,"score":0.43195363879203796},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3980565667152405},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3709031939506531},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35594630241394043},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2407200038433075},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.21140778064727783},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.16110360622406006},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2019.8920295","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920295","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2098302131","https://openalex.org/W2343241460","https://openalex.org/W2906165406"],"related_works":["https://openalex.org/W2034349229","https://openalex.org/W4366783034","https://openalex.org/W1972415042","https://openalex.org/W4313221225","https://openalex.org/W2150642609","https://openalex.org/W2005410346","https://openalex.org/W2044867305","https://openalex.org/W3161676474","https://openalex.org/W2548857153","https://openalex.org/W4385080071"],"abstract_inverted_index":{"In":[0,131],"differential":[1],"signaling":[2],"systems":[3,22],"using":[4,62],"copper":[5],"wires":[6],"common":[7,33,79,178],"mode":[8,34,80,179],"signals":[9],"are":[10],"the":[11,42,59,78,115,136,157,167],"cause":[12],"of":[13,15,61,82,156,169,175],"emission":[14],"electromagnetic":[16],"energy.":[17],"Especially":[18],"in":[19,87,128,145],"Automotive":[20,84],"Ethernet":[21,85],"this":[23,146],"is":[24,101,143,160],"a":[25,63,69,72,149],"challenging":[26],"problem.":[27],"Beside":[28],"classical":[29],"passive":[30],"components":[31],"like":[32],"chokes":[35],"active":[36],"circuits":[37],"can":[38],"help":[39],"to":[40,53,98,106,133],"reduce":[41],"emission.":[43],"This":[44,56],"allows":[45],"inexpensive":[46],"and":[47,71,103,125,138,172],"resource-conserving":[48],"unshielded":[49],"twisted":[50],"pair":[51],"cables":[52],"be":[54],"used.":[55],"paper":[57],"shows":[58],"approach":[60],"mixed-signal":[64,129],"control":[65,112,158],"loop":[66,113,159],"based":[67],"on":[68],"comparator":[70],"8":[73],"bit":[74],"DAC":[75,86],"for":[76,93,121],"regulating":[77],"voltage":[81],"an":[83,153,176],"28":[88],"nm":[89],"CMOS.":[90],"An":[91],"attenuation":[92],"interferers":[94],"with":[95],"frequencies":[96,142],"up":[97,105],"500":[99],"kHz":[100],"achieved":[102],"reaches":[104],"15":[107],"dB":[108],"at":[109,140],"maximum.":[110],"The":[111],"utilizes":[114],"successive":[116],"approximation":[117],"algorithm":[118],"commonly":[119],"used":[120],"delay":[122],"locked":[123],"loops":[124],"DC":[126],"trimming":[127],"circuits.":[130],"contrast":[132],"known":[134],"applications":[135],"performance":[137],"usability":[139],"higher":[141],"considered":[144],"paper.":[147],"Being":[148],"nonlinear,":[150],"time-variant":[151],"system":[152],"analytical":[154],"design":[155],"very":[161],"difficult.":[162],"Therefore":[163],"parametrical":[164],"measurements":[165],"show":[166],"dependency":[168],"frequency,":[170],"amplitude":[171],"signal":[173],"form":[174],"applied":[177],"interferer":[180],"source.":[181]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}