{"id":"https://openalex.org/W2920574843","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644998","title":"Understanding the Design Space of Wavelength-Routed Optical NoC Topologies for Power-Performance Optimization","display_name":"Understanding the Design Space of Wavelength-Routed Optical NoC Topologies for Power-Performance Optimization","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2920574843","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644998","mag":"2920574843"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2018.8644998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076301734","display_name":"Mahdi Tala","orcid":"https://orcid.org/0000-0002-9977-3358"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Mahdi Tala","raw_affiliation_strings":["Department of Engineering, University of Ferrara, Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Engineering, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["Department of Engineering, University of Ferrara, Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Engineering, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5076301734"],"corresponding_institution_ids":["https://openalex.org/I201324441"],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.59959261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"255","last_page":"260"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7148568630218506},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7008156180381775},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6162833571434021},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5366321206092834},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5106139779090881},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4822200536727905},{"id":"https://openalex.org/keywords/photonics","display_name":"Photonics","score":0.46119236946105957},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4608916640281677},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.4543721675872803},{"id":"https://openalex.org/keywords/intuition","display_name":"Intuition","score":0.45274031162261963},{"id":"https://openalex.org/keywords/silicon-photonics","display_name":"Silicon photonics","score":0.41264989972114563},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3938295841217041},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3935950994491577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27615660429000854},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24663293361663818},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21839985251426697},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21491819620132446}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7148568630218506},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7008156180381775},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6162833571434021},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5366321206092834},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5106139779090881},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4822200536727905},{"id":"https://openalex.org/C20788544","wikidata":"https://www.wikidata.org/wiki/Q467054","display_name":"Photonics","level":2,"score":0.46119236946105957},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4608916640281677},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.4543721675872803},{"id":"https://openalex.org/C132010649","wikidata":"https://www.wikidata.org/wiki/Q189222","display_name":"Intuition","level":2,"score":0.45274031162261963},{"id":"https://openalex.org/C119423029","wikidata":"https://www.wikidata.org/wiki/Q3749103","display_name":"Silicon photonics","level":3,"score":0.41264989972114563},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3938295841217041},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3935950994491577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27615660429000854},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24663293361663818},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21839985251426697},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21491819620132446},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/vlsi-soc.2018.8644998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/2416525","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/2416525","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:sfera.unife.it:11392/2416525","is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/document/8644998","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1986024969","https://openalex.org/W1993343889","https://openalex.org/W2022074124","https://openalex.org/W2034519098","https://openalex.org/W2091382331","https://openalex.org/W2101193087","https://openalex.org/W2132456420","https://openalex.org/W2150018637","https://openalex.org/W2157008728","https://openalex.org/W2527935811","https://openalex.org/W2537055760","https://openalex.org/W2598904045","https://openalex.org/W2748014115","https://openalex.org/W3146394219","https://openalex.org/W4239998337","https://openalex.org/W6729198866","https://openalex.org/W6743416811"],"related_works":["https://openalex.org/W2364252372","https://openalex.org/W4234066492","https://openalex.org/W1998063895","https://openalex.org/W1967044713","https://openalex.org/W2045155990","https://openalex.org/W4313163053","https://openalex.org/W2133470120","https://openalex.org/W2060606678","https://openalex.org/W2102097772","https://openalex.org/W3207646743"],"abstract_inverted_index":{"Silicon":[0],"photonics":[1],"is":[2],"the":[3,20,37,62,73,86,100,124],"most":[4,74],"promising":[5],"emerging":[6],"technology":[7],"to":[8,45,54],"deliver":[9],"on-":[10],"and":[11,15,34,36,68,78,83,110,127],"off-chip":[12],"communication":[13],"performance":[14,91],"power":[16],"that":[17,41],"vastly":[18],"exceed":[19],"capabilities":[21],"of":[22,88,105,115,123],"electronics.":[23],"However,":[24],"a":[25,65,89,95],"significant":[26],"abstraction":[27,57],"gap":[28],"does":[29],"exist":[30],"between":[31],"novel":[32,90],"devices":[33],"circuits":[35],"higher-order":[38],"switching":[39],"structures":[40],"system":[42],"designers":[43,48],"need":[44],"instantiate.":[46],"Currently,":[47],"mostly":[49],"rely":[50],"on":[51],"their":[52],"intuition":[53],"bridge":[55],"this":[56],"gap.":[58],"This":[59],"paper":[60],"lays":[61],"groundwork":[63],"for":[64,80],"more":[66],"rigorous":[67],"effective":[69],"approach,":[70],"by":[71],"vertically-integrating":[72],"advanced":[75],"design":[76,125],"methods":[77],"tools":[79],"topology":[81],"synthesis":[82],"refinement":[84],"in":[85],"context":[87],"analysis":[92,114],"framework.":[93],"As":[94],"result,":[96],"we":[97],"can":[98],"extract":[99],"highest":[101],"aggregate":[102],"bandwidth":[103],"out":[104],"an":[106,112],"optical":[107],"network-on-chip":[108],"topology,":[109],"provide":[111],"early-stage":[113],"its":[116,129],"static":[117],"power,":[118],"thus":[119],"unveiling":[120],"unexplored":[121],"portions":[122],"space":[126],"interpreting":[128],"characteristics.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}