{"id":"https://openalex.org/W2919113869","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644818","title":"An Open-Source Verification Framework for Open-Source Cores: A RISC-V Case Study","display_name":"An Open-Source Verification Framework for Open-Source Cores: A RISC-V Case Study","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2919113869","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644818","mag":"2919113869"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2018.8644818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/20.500.11850/314408","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019754330","display_name":"Pasquale Davide Schiavone","orcid":"https://orcid.org/0000-0003-2931-0435"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Pasquale Davide Schiavone","raw_affiliation_strings":["ETH Zurich"],"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009336869","display_name":"Ernesto S\u00e1nchez","orcid":"https://orcid.org/0000-0002-7042-295X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ernesto Sanchez","raw_affiliation_strings":["Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083953105","display_name":"Annachiara Ruospo","orcid":"https://orcid.org/0000-0003-2040-9762"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Annachiara Ruospo","raw_affiliation_strings":["ETH Zurich"],"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069145147","display_name":"Francesco Minervini","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Francesco Minervini","raw_affiliation_strings":["ETH Zurich"],"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058655278","display_name":"Florian Zaruba","orcid":"https://orcid.org/0000-0002-8194-6521"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Florian Zaruba","raw_affiliation_strings":["ETH Zurich"],"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078686831","display_name":"Germain Haugou","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Germain Haugou","raw_affiliation_strings":["ETH Zurich"],"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["ETH Zurich"],"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5019754330"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":1.3137,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80902377,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"43","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8420032262802124},{"id":"https://openalex.org/keywords/open-source","display_name":"Open source","score":0.6320852041244507},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6164231896400452},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.572923481464386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5503525137901306},{"id":"https://openalex.org/keywords/source-code","display_name":"Source code","score":0.5337786078453064},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.5283060073852539},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.48499342799186707},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.47170543670654297},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.4602048099040985},{"id":"https://openalex.org/keywords/open-source-hardware","display_name":"Open source hardware","score":0.4358527660369873},{"id":"https://openalex.org/keywords/software-bug","display_name":"Software bug","score":0.4356553256511688},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4255262017250061},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.41120901703834534},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.397458016872406},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3967002332210541},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20732459425926208},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.1568659543991089},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.1488431990146637}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8420032262802124},{"id":"https://openalex.org/C3018397939","wikidata":"https://www.wikidata.org/wiki/Q3644502","display_name":"Open source","level":3,"score":0.6320852041244507},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6164231896400452},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.572923481464386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5503525137901306},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.5337786078453064},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.5283060073852539},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.48499342799186707},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.47170543670654297},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.4602048099040985},{"id":"https://openalex.org/C548595372","wikidata":"https://www.wikidata.org/wiki/Q159172","display_name":"Open source hardware","level":4,"score":0.4358527660369873},{"id":"https://openalex.org/C1009929","wikidata":"https://www.wikidata.org/wiki/Q179550","display_name":"Software bug","level":3,"score":0.4356553256511688},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4255262017250061},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.41120901703834534},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.397458016872406},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3967002332210541},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20732459425926208},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.1568659543991089},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.1488431990146637},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/vlsi-soc.2018.8644818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/314408","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/314408","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/338282","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/338282","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"info:eu-repo/semantics/acceptedVersion"},{"id":"doi:10.3929/ethz-b-000314408","is_oa":true,"landing_page_url":"https://doi.org/10.3929/ethz-b-000314408","pdf_url":null,"source":{"id":"https://openalex.org/S7407051236","display_name":"ETH Z\u00fcrich Research Collection","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/314408","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/314408","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4287651321","display_name":null,"funder_award_id":"162524","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1529461101","https://openalex.org/W1595368737","https://openalex.org/W1600068019","https://openalex.org/W1823755974","https://openalex.org/W2011645538","https://openalex.org/W2028192447","https://openalex.org/W2054635469","https://openalex.org/W2080267935","https://openalex.org/W2093442487","https://openalex.org/W2115207428","https://openalex.org/W2120623098","https://openalex.org/W2123783298","https://openalex.org/W2133459075","https://openalex.org/W2136357775","https://openalex.org/W2152443906","https://openalex.org/W2155341425","https://openalex.org/W2187802606","https://openalex.org/W2400905709","https://openalex.org/W2753285289","https://openalex.org/W2770020066","https://openalex.org/W2963255460","https://openalex.org/W4231252310","https://openalex.org/W6687070517","https://openalex.org/W6969331418","https://openalex.org/W6999016131"],"related_works":["https://openalex.org/W3036403349","https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W4301348901","https://openalex.org/W2962898432","https://openalex.org/W2355428260","https://openalex.org/W2528673213","https://openalex.org/W1563456403","https://openalex.org/W2059150015"],"abstract_inverted_index":{"The":[0,25,86,141],"complexity":[1],"and":[2,14,37,48,96,157],"heterogeneity":[3],"of":[4,83,124,153,161,169],"digital":[5],"devices":[6],"used":[7,60],"in":[8,30,77,117,149],"embedded":[9],"systems":[10],"is":[11,19,33],"increasing":[12],"everyday":[13],"delivering":[15],"a":[16,21,100],"bug-free":[17],"design":[18],"still":[20,147],"very":[22],"complex":[23],"task.":[24],"interest":[26],"for":[27,35,40,72,165],"open-source":[28,55,74,162,170],"hardware":[29],"real":[31],"products":[32],"demanding":[34],"tools":[36,164],"advanced":[38],"methodologies":[39],"verification":[41,69,81,87,119,128,163],"to":[42,46,61,91,103,121],"provide":[43],"high":[44],"reliability":[45],"open":[47],"free":[49],"IPs.":[50],"In":[51],"this":[52,78],"work,":[53],"an":[54,73],"evolutionary":[56],"optimizer":[57],"has":[58,114],"been":[59,115],"create":[62],"functional":[63],"test":[64,70],"programs":[65,88],"that":[66],"improve":[67],"the":[68,80,84,108,118,125,150,154,159,166],"set":[71],"microprocessor,":[75],"enhancing":[76],"way,":[79],"level":[82],"device.":[85],"are":[89,97],"generated":[90],"optimize":[92],"code":[93],"coverage":[94],"metrics":[95],"tested":[98],"against":[99],"high-level":[101],"model":[102],"find":[104],"device":[105,126,156],"incorrectnesses":[106],"during":[107],"generation":[109,168],"time.":[110],"A":[111],"perturbation":[112],"mechanism":[113],"included":[116],"framework":[120],"cover":[122],"parts":[123],"under":[127],"not":[129],"reachable":[130],"with":[131],"only":[132],"software":[133],"stimuli":[134],"such":[135],"as":[136],"interrupts":[137],"or":[138],"memory":[139],"stalls.":[140],"proposed":[142],"methodology":[143],"uncovered":[144],"10":[145],"bugs":[146],"present":[148],"RTL":[151],"description":[152],"analyzed":[155],"demonstrated":[158],"effectiveness":[160],"next":[167],"RISC-V":[171],"microprocessors.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-23T09:07:50.710637","created_date":"2025-10-10T00:00:00"}