{"id":"https://openalex.org/W2918915730","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644808","title":"Inferential Logic: a Machine Learning Inspired Paradigm for Combinational Circuits","display_name":"Inferential Logic: a Machine Learning Inspired Paradigm for Combinational Circuits","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2918915730","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644808","mag":"2918915730"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2018.8644808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044448893","display_name":"Valerio Tenace","orcid":"https://orcid.org/0000-0001-7339-6913"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valerio Tenace","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034581393","display_name":"Andrea Calimera","orcid":"https://orcid.org/0000-0001-5881-3811"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Calimera","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.17412644,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"5","issue":null,"first_page":"149","last_page":"154"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12072","display_name":"Machine Learning and Algorithms","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7238494753837585},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6984707117080688},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6316444277763367},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.507576584815979},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49992871284484863},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48425647616386414},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4824569821357727},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.44774726033210754},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.44156530499458313},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.42241203784942627},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3350484371185303},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3306400179862976},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3034719228744507}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7238494753837585},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6984707117080688},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6316444277763367},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.507576584815979},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49992871284484863},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48425647616386414},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4824569821357727},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.44774726033210754},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.44156530499458313},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.42241203784942627},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3350484371185303},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3306400179862976},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3034719228744507}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2018.8644808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1497184468","https://openalex.org/W1984208669","https://openalex.org/W1994143452","https://openalex.org/W2030224590","https://openalex.org/W2105331066","https://openalex.org/W2492307518","https://openalex.org/W2544286079","https://openalex.org/W2760045535","https://openalex.org/W2802976754","https://openalex.org/W2883274422","https://openalex.org/W6629884781","https://openalex.org/W6722861366"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W2101877870","https://openalex.org/W1621928919","https://openalex.org/W2122197419","https://openalex.org/W1939541994","https://openalex.org/W2143149297","https://openalex.org/W818963952","https://openalex.org/W2112955501","https://openalex.org/W2125277664","https://openalex.org/W2146663621"],"abstract_inverted_index":{"Machine":[0],"learning":[1],"(ML)":[2],"theories":[3,18],"and":[4,11],"tools":[5],"suggest":[6],"alternative":[7],"forms":[8],"to":[9],"conceive":[10],"represent":[12],"relationships":[13],"among":[14],"data.":[15],"The":[16],"same":[17],"find":[19],"their":[20],"application":[21],"in":[22,76],"the":[23,45,52,58],"Boolean":[24],"domain,":[25],"where":[26],"logic":[27,56],"functions":[28],"can":[29,87],"be":[30,88],"described":[31],"as":[32],"inference":[33,50],"rules.":[34],"This":[35,63],"paper":[36],"introduces":[37],"Inferential":[38,59],"Logic,":[39],"a":[40],"novel":[41],"paradigm":[42],"that":[43,72,86],"leverages":[44],"ML":[46],"concept":[47,66],"of":[48,54],"statistical":[49],"for":[51,69],"design":[53,65],"combinational":[55],"circuits,":[57],"Logic":[60],"Circuits":[61],"(ILCs).":[62],"new":[64],"is":[67,94],"conceived":[68],"low-power":[70],"circuits":[71],"run":[73],"quasi-exact":[74],"computation":[75],"error-resilient":[77],"applications,":[78],"but":[79],"it":[80],"also":[81],"provides":[82],"an":[83,96],"exact":[84],"run-mode":[85],"dynamically":[89],"enabled":[90],"when":[91],"accuracy":[92],"scaling":[93],"not":[95],"option.":[97]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}