{"id":"https://openalex.org/W2918577955","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644782","title":"Directed Graph Placement for SNN Simulation into a multi-core GALS Architecture","display_name":"Directed Graph Placement for SNN Simulation into a multi-core GALS Architecture","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2918577955","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644782","mag":"2918577955"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2018.8644782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022195134","display_name":"Francesco Barchi","orcid":"https://orcid.org/0000-0001-5155-6883"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Barchi","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011857762","display_name":"Gianvito Urgese","orcid":"https://orcid.org/0000-0003-2672-7593"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianvito Urgese","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031653904","display_name":"Andrea Acquaviva","orcid":"https://orcid.org/0000-0002-7323-759X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Acquaviva","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Macii","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5022195134"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.59922999,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"220","issue":null,"first_page":"19","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8388144969940186},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.6068993806838989},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.5999059081077576},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.563887894153595},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5435054898262024},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4752989709377289},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40319252014160156},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3787873387336731},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36730775237083435},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3479565382003784},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.340820848941803},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.25122588872909546},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1648930013179779},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1287630796432495}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8388144969940186},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.6068993806838989},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.5999059081077576},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.563887894153595},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5435054898262024},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4752989709377289},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40319252014160156},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3787873387336731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36730775237083435},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3479565382003784},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.340820848941803},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25122588872909546},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1648930013179779},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1287630796432495}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2018.8644782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/862353","is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/document/8644782","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W101771737","https://openalex.org/W1560598623","https://openalex.org/W1893613962","https://openalex.org/W1967294650","https://openalex.org/W1994371611","https://openalex.org/W2002850151","https://openalex.org/W2006370340","https://openalex.org/W2024060531","https://openalex.org/W2069992656","https://openalex.org/W2070232376","https://openalex.org/W2076964542","https://openalex.org/W2095117703","https://openalex.org/W2134312057","https://openalex.org/W2149413963","https://openalex.org/W2153113253","https://openalex.org/W2159951683","https://openalex.org/W2164653071","https://openalex.org/W2443530087","https://openalex.org/W2519164012","https://openalex.org/W2751241937","https://openalex.org/W2783525259","https://openalex.org/W4241856644","https://openalex.org/W6719172648"],"related_works":["https://openalex.org/W3089892344","https://openalex.org/W4313442939","https://openalex.org/W4386227293","https://openalex.org/W4372267706","https://openalex.org/W4288055417","https://openalex.org/W4287758233","https://openalex.org/W2960220682","https://openalex.org/W4205804651","https://openalex.org/W3136467750","https://openalex.org/W2885510266"],"abstract_inverted_index":{"In":[0,181],"this":[1,145,182,220],"paper,":[2],"we":[3],"present":[4],"a":[5,13,21,55,79,89,104,117,122,137,158,215,240],"methodology":[6,172],"for":[7,29],"effi-ciently":[8],"mapping":[9,85,131,204],"neural":[10,32,99],"networks":[11,33],"over":[12],"neuromorphic":[14],"computing":[15],"architecture.":[16],"The":[17,50,81,129,169],"target":[18],"architecture":[19],"is":[20,38,52,86],"globally":[22],"asynchronous":[23],"locally":[24],"synchronous":[25],"(GALS)":[26],"multi-core":[27],"designed":[28,103],"simulating":[30],"spiking":[31],"(SNN)":[34],"in":[35,46],"real-time,":[36],"that":[37,120,151,203],"spike":[39],"timings":[40],"should":[41],"be":[42],"the":[43,47,61,70,98,111,148,179,195,209,212,227],"same":[44],"as":[45,54,88,136],"human":[48],"brain.":[49],"SNN":[51,213],"implemented":[53],"set":[56],"of":[57,63,83,97,109,113,124,139,141,211,236],"concurrent":[58],"tasks":[59],"modelling":[60],"behaviour":[62],"biological":[64],"neurons,":[65],"which":[66],"are":[67],"executed":[68],"on":[69,78,157],"processing":[71],"cores":[72],"and":[73,95,115,189,218],"communicate":[74],"through":[75],"spikes":[76,152],"travelling":[77],"network-on-chip.":[80],"problem":[82,132,138],"neuron-to-core":[84,130],"relevant":[87],"non-efficient":[90],"allocation":[91],"may":[92],"impact":[93],"real-time":[94],"reliability":[96],"network":[100,112],"execution.":[101],"We":[102],"task":[105],"placement":[106,118,171,217],"pipeline":[107],"capable":[108],"analysing":[110],"neurons":[114,155],"producing":[116],"configuration":[119],"enables":[121],"reduction":[123],"communication":[125],"between":[126],"computational":[127],"nodes.":[128],"has":[133],"been":[134],"formalised":[135],"minimisation":[140],"synaptic":[142,198],"elongation.":[143,199],"Intuitively,":[144],"metric":[146],"represents":[147],"cumulative":[149],"distance":[150],"generated":[153],"by":[154],"running":[156],"specific":[159],"core":[160],"have":[161],"to":[162,164,177,232,239],"travel":[163],"reach":[165],"their":[166],"destination":[167],"core.":[168],"proposed":[170],"allows":[173],"using":[174],"different":[175],"techniques":[176,224],"solve":[178],"problem.":[180],"work":[183],"Spectral":[184],"Analysis,":[185],"Multilevel":[186],"Static":[187],"Mapping,":[188],"Simulated":[190,228],"Annealing":[191,229],"were":[192],"compared":[193,238],"evaluating":[194],"overall":[196],"post-placement":[197],"Results":[200],"point":[201],"out":[202],"solutions":[205],"taking":[206],"into":[207],"account":[208],"directionality":[210],"provide":[214],"better":[216],"quantify":[219],"impact.":[221],"Between":[222],"all":[223],"considered":[225],"only":[226],"was":[230],"able":[231],"overcome":[233],"an":[234],"improvement":[235],"25%":[237],"random":[241],"placement.":[242]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}