{"id":"https://openalex.org/W4245991384","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644770","title":"An Instruction Set Architecture for Low-power, Dynamic IoT Communication","display_name":"An Instruction Set Architecture for Low-power, Dynamic IoT Communication","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W4245991384","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644770"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2018.8644770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644770","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032420295","display_name":"Shahzad Muzaffar","orcid":"https://orcid.org/0000-0001-9237-1148"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":true,"raw_author_name":"Shahzad Muzaffar","raw_affiliation_strings":["Khalifa University, Abu Dhabi, UAE"],"affiliations":[{"raw_affiliation_string":"Khalifa University, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048725993","display_name":"Ibrahim M. Elfadel","orcid":"https://orcid.org/0000-0003-3220-9987"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Ibrahim Abe M. Elfadel","raw_affiliation_strings":["Khalifa University, Abu Dhabi, UAE"],"affiliations":[{"raw_affiliation_string":"Khalifa University, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I176601375"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5032420295"],"corresponding_institution_ids":["https://openalex.org/I176601375"],"apc_list":null,"apc_paid":null,"fwci":0.5049,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66487411,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10273","display_name":"IoT and Edge/Fog Computing","score":0.9855999946594238,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8351453542709351},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.698667049407959},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6683050394058228},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6518276929855347},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.622418999671936},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5442970991134644},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5199905037879944},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.46901458501815796},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.45563405752182007},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.43108874559402466},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4292870759963989},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4200577139854431},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29067403078079224},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08561712503433228}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8351453542709351},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.698667049407959},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6683050394058228},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6518276929855347},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.622418999671936},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5442970991134644},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5199905037879944},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46901458501815796},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.45563405752182007},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.43108874559402466},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4292870759963989},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4200577139854431},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29067403078079224},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08561712503433228},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2018.8644770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644770","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1535539191","https://openalex.org/W1967432279","https://openalex.org/W1976237378","https://openalex.org/W2111359086","https://openalex.org/W2772227329","https://openalex.org/W2774602084","https://openalex.org/W4235602630"],"related_works":["https://openalex.org/W2117342402","https://openalex.org/W2047885859","https://openalex.org/W2036206036","https://openalex.org/W2128735135","https://openalex.org/W1663661117","https://openalex.org/W2393208372","https://openalex.org/W2189543321","https://openalex.org/W2370747590","https://openalex.org/W2551798393","https://openalex.org/W3002622661"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,98],"instruction":[4,55,57],"set":[5],"architecture":[6,21],"(ISA)":[7],"dedicated":[8],"to":[9,24,44,85],"the":[10,30,37,45,64,78,113],"rapid":[11],"and":[12,61,74,95,101,124],"efficient":[13],"implementation":[14,31,100],"of":[15,32,48,116,127],"single-channel":[16],"IoT":[17],"communication":[18],"interfaces.":[19],"The":[20,109],"is":[22,83],"meant":[23],"provide":[25,96],"a":[26,87,102],"programming":[27],"interface":[28],"for":[29],"signaling":[33],"protocols":[34],"based":[35,76,91],"on":[36,77,92],"recently":[38],"introduced":[39],"pulsed-index":[40,79],"schemes.":[41],"In":[42],"addition":[43],"traditional":[46],"aspects":[47],"ISA":[49,65,94,118],"design":[50,105,111],"such":[51],"as":[52],"addressing":[53],"modes,":[54],"types,":[56],"formats,":[58],"registers,":[59],"interrupts,":[60],"external":[62],"I/O,":[63],"includes":[66],"special-purpose":[67],"instructions":[68],"that":[69],"facilitate":[70],"bit":[71],"stream":[72],"encoding":[73],"decoding":[75],"techniques.":[80],"Verilog":[81],"HDL":[82],"used":[84],"synthesize":[86],"fully":[88],"functional":[89],"processor":[90],"this":[93,117],"both":[97],"FPGA":[99],"synthesised":[103],"ASIC":[104,110],"in":[106],"GLOBALFOUNDRIES":[107],"65nm.":[108],"confirms":[112],"low-power":[114],"features":[115],"with":[119],"consumed":[120],"power":[121],"around":[122],"31\u00b5W":[123],"energy":[125],"efficiency":[126],"less":[128],"than":[129],"10pJ/bit.":[130]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}