{"id":"https://openalex.org/W2773737419","doi":"https://doi.org/10.1109/vlsi-soc.2017.8203486","title":"Enabling efficient system design using vertical nanowire transistor current mode logic","display_name":"Enabling efficient system design using vertical nanowire transistor current mode logic","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2773737419","doi":"https://doi.org/10.1109/vlsi-soc.2017.8203486","mag":"2773737419"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2017.8203486","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2017.8203486","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053502690","display_name":"Joonseop Sim","orcid":"https://orcid.org/0000-0003-3417-0289"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joonseop Sim","raw_affiliation_strings":["UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033221192","display_name":"Mohsen Imani","orcid":"https://orcid.org/0000-0002-5761-0622"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohsen Imani","raw_affiliation_strings":["UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067380102","display_name":"Yeseong Kim","orcid":"https://orcid.org/0000-0001-5947-9632"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yeseong Kim","raw_affiliation_strings":["UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112841571","display_name":"Tajana Rosing","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tajana Rosing","raw_affiliation_strings":["UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5053502690"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.43,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66677263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7460394501686096},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6397565007209778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5813318490982056},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5778892636299133},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.565860390663147},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5616201162338257},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5400773286819458},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5236147046089172},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49663859605789185},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.49413278698921204},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44836071133613586},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4395826458930969},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.41688311100006104},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.41017934679985046},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3348398208618164},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29754865169525146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2372572124004364},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20788434147834778}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7460394501686096},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6397565007209778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5813318490982056},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5778892636299133},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.565860390663147},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5616201162338257},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5400773286819458},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5236147046089172},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49663859605789185},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.49413278698921204},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44836071133613586},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4395826458930969},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.41688311100006104},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.41017934679985046},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3348398208618164},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29754865169525146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2372572124004364},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20788434147834778}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2017.8203486","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2017.8203486","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1490038213","https://openalex.org/W1590842594","https://openalex.org/W1983669265","https://openalex.org/W2021848869","https://openalex.org/W2096757148","https://openalex.org/W2097416349","https://openalex.org/W2099977269","https://openalex.org/W2117819804","https://openalex.org/W2149602086","https://openalex.org/W2155743565","https://openalex.org/W2202138637","https://openalex.org/W2275402460","https://openalex.org/W2346685430","https://openalex.org/W2403862212","https://openalex.org/W2499900168","https://openalex.org/W2528306616","https://openalex.org/W2540049961","https://openalex.org/W2541382034","https://openalex.org/W2551830576","https://openalex.org/W2613567208","https://openalex.org/W6635215854","https://openalex.org/W6688209939"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2580743037","https://openalex.org/W2096750766","https://openalex.org/W4324145463","https://openalex.org/W4324145462","https://openalex.org/W2167525841","https://openalex.org/W2045384631","https://openalex.org/W4250383491","https://openalex.org/W2074886140","https://openalex.org/W1983370375"],"abstract_inverted_index":{"Vertical":[0],"Nanowire-FET":[1],"(VNFET)":[2],"is":[3,28],"a":[4,42,53],"promising":[5],"candidate":[6],"to":[7,13,23,34,91,116,168,206],"succeed":[8],"in":[9,105],"industry":[10],"mainstream":[11],"due":[12,33],"its":[14],"superior":[15],"suppression":[16],"of":[17,77,101,120,142],"short-channel-effects":[18],"and":[19,75,134,136,148,164,185,189],"area":[20],"efficiency.":[21],"However,":[22],"design":[24,86,153],"logic":[25,56,79,90,127],"gates,":[26],"CMOS":[27],"not":[29],"an":[30],"appropriate":[31],"solution":[32],"the":[35,68,82,93,111,118,121,139,155,183,198],"process":[36,69],"incompatibility":[37],"with":[38],"VNFET,":[39],"which":[40,66,103,129],"creates":[41],"technical":[43],"challenge":[44],"for":[45,145],"mass":[46],"production.":[47],"In":[48,114],"this":[49],"work,":[50],"we":[51,97,124,193],"propose":[52],"novel":[54],"VNFET-based":[55],"design,":[57],"called":[58],"VnanoCML":[59,180,196],"(Vertical":[60],"Nanowire":[61],"Transistor-based":[62],"Current":[63],"Mode":[64],"Logic),":[65],"addresses":[67],"issue":[70],"while":[71],"significantly":[72],"improving":[73],"power":[74,165,186],"performance":[76,107,184],"diverse":[78],"designs.":[80,208],"Unlike":[81],"CMOS-based":[83],"logic,":[84],"our":[85,175],"exploits":[87],"current":[88],"mode":[89],"overcome":[92],"fabrication":[94],"issue.":[95],"Furthermore,":[96,192],"reduce":[98],"drain-to-source":[99],"resistance":[100],"VnanoCML,":[102,123],"results":[104,177],"higher":[106],"improvement":[108],"without":[109],"compromising":[110],"subthreshold":[112],"swing.":[113],"order":[115],"show":[117,178,194],"impact":[119],"proposed":[122,152],"present":[125],"key":[126],"designs":[128,144],"are":[130],"SRAM,":[131],"full":[132],"adder":[133],"multiplier,":[135],"also":[137],"evaluate":[138],"application-level":[140],"effectiveness":[141],"digital":[143],"image":[146],"processing":[147],"mathematical":[149],"computation.":[150],"Our":[151],"improves":[154,197],"fundamental":[156],"circuit":[157],"characteristics":[158],"including":[159],"output":[160],"swing,":[161],"delay":[162],"time":[163],"consumption":[166],"compared":[167,205],"conventional":[169],"planar":[170],"MOSFET":[171],"(PFET)-based":[172],"circuits.":[173],"Consequentially":[174],"architecture-level":[176],"that":[179,195],"can":[181],"enhance":[182],"by":[187,201],"16.4\u00d7":[188],"1.15\u00d7,":[190],"respectively.":[191],"energy-delay":[199],"product":[200],"38.5\u00d7":[202],"on":[203],"average":[204],"PFET-based":[207]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}