{"id":"https://openalex.org/W2773070938","doi":"https://doi.org/10.1109/vlsi-soc.2017.8203485","title":"Improving post-silicon error detection with topological selection of trace signals","display_name":"Improving post-silicon error detection with topological selection of trace signals","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2773070938","doi":"https://doi.org/10.1109/vlsi-soc.2017.8203485","mag":"2773070938"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2017.8203485","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2017.8203485","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100712187","display_name":"B\u0131nod Kumar","orcid":"https://orcid.org/0000-0002-6172-7938"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Binod Kumar","raw_affiliation_strings":["Indian Institute of Technology Bombay, Mumbai"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, Mumbai","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066320524","display_name":"Kanad Basu","orcid":"https://orcid.org/0000-0002-6431-7512"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Kanad Basu","raw_affiliation_strings":["Synopsys (india) Pvt. Limited, Bengaluru"],"affiliations":[{"raw_affiliation_string":"Synopsys (india) Pvt. Limited, Bengaluru","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045895620","display_name":"Ankit Jindal","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ankit Jindal","raw_affiliation_strings":["Indian Institute of Technology Bombay, Mumbai"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, Mumbai","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["Indian Institute of Technology Bombay, Mumbai"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, Mumbai","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100712187"],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":0.6759,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70686987,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.7903056740760803},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.7053465843200684},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7013548016548157},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.6569532155990601},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.48522496223449707},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.47332295775413513},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4627746343612671},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36945462226867676},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32182854413986206},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14636224508285522},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14619752764701843},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11616304516792297}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.7903056740760803},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.7053465843200684},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7013548016548157},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.6569532155990601},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.48522496223449707},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.47332295775413513},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4627746343612671},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36945462226867676},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32182854413986206},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14636224508285522},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14619752764701843},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11616304516792297},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2017.8203485","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2017.8203485","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1969538864","https://openalex.org/W1981868262","https://openalex.org/W2001140237","https://openalex.org/W2042191662","https://openalex.org/W2068800414","https://openalex.org/W2076400652","https://openalex.org/W2108567808","https://openalex.org/W2159004509","https://openalex.org/W2570013717","https://openalex.org/W2603281976","https://openalex.org/W2609055494","https://openalex.org/W2615684538"],"related_works":["https://openalex.org/W2046459260","https://openalex.org/W2967463586","https://openalex.org/W2765830098","https://openalex.org/W1971989957","https://openalex.org/W2517338020","https://openalex.org/W3157641275","https://openalex.org/W4312300846","https://openalex.org/W2543101158","https://openalex.org/W1569638199","https://openalex.org/W2752178021"],"abstract_inverted_index":{"Drastic":[0],"growth":[1],"in":[2,22,44,155],"design":[3,151],"complexity":[4],"of":[5,12,38,60,70,74,76,117,136,145],"VLSI":[6],"circuits":[7],"has":[8,20,89],"increased":[9,24],"the":[10,115,118,146],"chances":[11],"bugs":[13],"escaping":[14],"to":[15,92,129,160],"first":[16],"released":[17],"silicon.":[18],"This":[19,100],"resulted":[21],"an":[23],"emphasis":[25],"on":[26,109,149],"post-silicon":[27],"validation":[28],"and":[29,138],"debug":[30],"which":[31],"is":[32,69,79],"typically":[33],"hindered":[34],"by":[35,48],"limited":[36,54],"observability":[37,141],"internal":[39],"signals.":[40],"Trace":[41],"buffers":[42],"assist":[43],"curbing":[45],"this":[46,87],"bottleneck":[47],"storing":[49],"selected":[50],"signal":[51,83,105,122],"states":[52],"for":[53,97],"clock":[55],"cycles.":[56],"For":[57],"efficient":[58],"use":[59],"these":[61],"on-chip":[62],"buffers,":[63],"devising":[64],"a":[65,80,103,134],"proper":[66],"selection":[67,84,106,123,163],"criterion":[68],"utmost":[71],"importance.":[72],"Maximization":[73],"restoration":[75],"untraced":[77],"signals":[78],"widely":[81],"utilized":[82],"metric.":[85],"However,":[86],"approach":[88],"been":[90],"seen":[91],"not":[93],"be":[94,126],"very":[95],"effective":[96],"error":[98,110,156],"detection.":[99],"paper":[101],"proposes":[102],"trace":[104,130,137],"technique":[107],"based":[108,140,162],"transmission,":[111],"taking":[112],"into":[113],"account":[114],"topology":[116],"design.":[119],"The":[120],"proposed":[121,147],"methodology":[124,148],"can":[125],"effectively":[127],"applied":[128],"as":[131,133,158],"well":[132],"combination":[135],"scan":[139],"techniques.":[142,164],"Experimental":[143],"evaluation":[144],"different":[150],"errors":[152],"indicates":[153],"improvement":[154],"detection":[157],"compared":[159],"restorability":[161]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}