{"id":"https://openalex.org/W2772153640","doi":"https://doi.org/10.1109/vlsi-soc.2017.8203467","title":"Multiple reset domains verification using assertion based verification","display_name":"Multiple reset domains verification using assertion based verification","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2772153640","doi":"https://doi.org/10.1109/vlsi-soc.2017.8203467","mag":"2772153640"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2017.8203467","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2017.8203467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089926026","display_name":"Islam Ahmed","orcid":"https://orcid.org/0009-0009-0223-5149"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":true,"raw_author_name":"Islam Ahmed","raw_affiliation_strings":["IC Verification Solutions, Mentor Graphics, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"IC Verification Solutions, Mentor Graphics, Cairo, Egypt","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046734001","display_name":"Khaled Nouh","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Khaled Nouh","raw_affiliation_strings":["IC Verification Solutions, Mentor Graphics, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"IC Verification Solutions, Mentor Graphics, Cairo, Egypt","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005158495","display_name":"Amr Abbas","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Amr Abbas","raw_affiliation_strings":["IC Verification Solutions, Mentor Graphics, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"IC Verification Solutions, Mentor Graphics, Cairo, Egypt","institution_ids":["https://openalex.org/I105695857"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5089926026"],"corresponding_institution_ids":["https://openalex.org/I105695857"],"apc_list":null,"apc_paid":null,"fwci":0.6759,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.70603643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.9354214668273926},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.8556869626045227},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8291701674461365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8229613304138184},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5429636240005493},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40932410955429077},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.372051477432251},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3673092722892761},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.34929603338241577},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.34756630659103394},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3363485336303711}],"concepts":[{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.9354214668273926},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.8556869626045227},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8291701674461365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8229613304138184},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5429636240005493},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40932410955429077},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.372051477432251},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3673092722892761},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.34929603338241577},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.34756630659103394},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3363485336303711},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2017.8203467","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2017.8203467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.7400000095367432,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2093993460","https://openalex.org/W2129981070","https://openalex.org/W2323018052","https://openalex.org/W3142972151","https://openalex.org/W3143326883"],"related_works":["https://openalex.org/W1498103021","https://openalex.org/W2035655557","https://openalex.org/W4244614642","https://openalex.org/W617996372","https://openalex.org/W2385677473","https://openalex.org/W2772153640","https://openalex.org/W313395762","https://openalex.org/W2012187127","https://openalex.org/W4312121077","https://openalex.org/W2112298791"],"abstract_inverted_index":{"Current":[0],"System":[1,74],"on":[2,25,136],"Chip":[3],"(SoC)":[4],"designs":[5,138],"operate":[6],"in":[7,31,133],"multiple":[8,37,60,140],"domains":[9,39,62],"such":[10],"as":[11],"clock,":[12],"reset":[13,38,61,112],"and":[14,49,86],"power":[15],"domains.":[16],"This":[17,51],"is":[18,66],"done":[19],"to":[20,57,67,97],"afford":[21],"various":[22],"functionalities":[23],"existing":[24],"different":[26,32],"IPs":[27],"that":[28,123],"can":[29],"work":[30],"configurations.":[33],"Data":[34],"propagating":[35],"across":[36],"with":[40,82,139],"the":[41,80,83,89,110],"absence":[42],"of":[43,100,109],"correct":[44],"synchronizers":[45],"may":[46],"be":[47],"corrupted":[48],"unreliable.":[50],"paper":[52,104],"presents":[53],"an":[54],"efficient":[55],"technique":[56],"dynamically":[58],"validate":[59],"violations.":[63,102],"The":[64,103,129],"proposal":[65],"first":[68,105],"automatically":[69],"model":[70],"these":[71,101],"violations":[72],"using":[73,92],"Verilog":[75],"Assertions":[76],"(SVA),":[77],"then":[78,87,114],"instrument":[79],"design":[81,91],"generated":[84],"assertions":[85],"verify":[88],"instrumented":[90],"simulation":[93],"or":[94],"formal":[95],"methods":[96],"prove":[98],"existence":[99],"categorizes":[106],"7":[107],"types":[108],"possible":[111],"violations,":[113],"writes":[115],"a":[116,127],"unique":[117],"assertion":[118],"logic":[119],"for":[120],"every":[121],"category":[122],"when":[124],"de-asserted":[125],"implies":[126],"bug.":[128],"framework":[130],"proves":[131],"effectiveness":[132],"finding":[134],"issues":[135],"real":[137],"resets.":[141]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}