{"id":"https://openalex.org/W2771882848","doi":"https://doi.org/10.1109/vlsi-soc.2017.8203462","title":"Non-regression approach for the behavioral model generator in mixed-signal system verification","display_name":"Non-regression approach for the behavioral model generator in mixed-signal system verification","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2771882848","doi":"https://doi.org/10.1109/vlsi-soc.2017.8203462","mag":"2771882848"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2017.8203462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2017.8203462","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006431356","display_name":"Ling-Yen Song","orcid":"https://orcid.org/0000-0002-0146-9746"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ling-Yen Song","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100367591","display_name":"Chun Wang","orcid":"https://orcid.org/0000-0003-2695-9781"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun Wang","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Jimmy Liu","raw_affiliation_strings":["National Central University, Chung-Li, TW"],"affiliations":[{"raw_affiliation_string":"National Central University, Chung-Li, TW","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074212554","display_name":"Yun-Jing Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yun-Jing Lin","raw_affiliation_strings":["Realtek Semiconductor Corporation, Hsin-Chu City, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corporation, Hsin-Chu City, Taiwan, R.O.C","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034663591","display_name":"Meng-Jung Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Jung Lee","raw_affiliation_strings":["Realtek Semiconductor Corporation, Hsin-Chu City, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corporation, Hsin-Chu City, Taiwan, R.O.C","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083427396","display_name":"Yu-Lan Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Lan Lo","raw_affiliation_strings":["Realtek Semiconductor Corporation, Hsin-Chu City, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corporation, Hsin-Chu City, Taiwan, R.O.C","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057687376","display_name":"Shu-Yi Kao","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Yi Kao","raw_affiliation_strings":["Realtek Semiconductor Corporation, Hsin-Chu City, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corporation, Hsin-Chu City, Taiwan, R.O.C","institution_ids":["https://openalex.org/I901624438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5006431356"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.53244434,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.8371579647064209},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7201595902442932},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.7024604678153992},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6283499598503113},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.542464017868042},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.5118672251701355},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.496921569108963},{"id":"https://openalex.org/keywords/regression-analysis","display_name":"Regression analysis","score":0.4851182699203491},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.47204408049583435},{"id":"https://openalex.org/keywords/regression","display_name":"Regression","score":0.4384651184082031},{"id":"https://openalex.org/keywords/divide-and-conquer-algorithms","display_name":"Divide and conquer algorithms","score":0.4347938299179077},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3670383095741272},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.310912162065506},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1737787127494812},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.11681070923805237},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10371968150138855},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09773284196853638},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.07936850190162659}],"concepts":[{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.8371579647064209},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7201595902442932},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.7024604678153992},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6283499598503113},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.542464017868042},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.5118672251701355},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.496921569108963},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.4851182699203491},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.47204408049583435},{"id":"https://openalex.org/C83546350","wikidata":"https://www.wikidata.org/wiki/Q1139051","display_name":"Regression","level":2,"score":0.4384651184082031},{"id":"https://openalex.org/C71559656","wikidata":"https://www.wikidata.org/wiki/Q671298","display_name":"Divide and conquer algorithms","level":2,"score":0.4347938299179077},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3670383095741272},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.310912162065506},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1737787127494812},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.11681070923805237},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10371968150138855},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09773284196853638},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.07936850190162659},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2017.8203462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2017.8203462","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2121456807","https://openalex.org/W2123779085","https://openalex.org/W2133642820","https://openalex.org/W2146140602","https://openalex.org/W2147630201","https://openalex.org/W2156521357","https://openalex.org/W2163022672","https://openalex.org/W2292755228","https://openalex.org/W2548638297","https://openalex.org/W4239729301"],"related_works":["https://openalex.org/W272196929","https://openalex.org/W1976825283","https://openalex.org/W1479853232","https://openalex.org/W1850230937","https://openalex.org/W2109598287","https://openalex.org/W2106548485","https://openalex.org/W4250494863","https://openalex.org/W2096701392","https://openalex.org/W2539658491","https://openalex.org/W4240565539"],"abstract_inverted_index":{"Building":[0],"the":[1,30,36,55,64,71,82,85,103,122,128,131,138,142],"behavioral":[2,104,145],"model":[3,19,63,105,132,146],"for":[4,12,26],"each":[5,67,107],"analog":[6],"circuit":[7,39,56],"is":[8,21,24,49,88,99,134,148],"an":[9,17],"efficient":[10],"approach":[11,48,98,112,140],"mixed-signal":[13],"system":[14],"verification.":[15],"If":[16],"automatic":[18],"generator":[20,147],"available,":[22],"it":[23],"useful":[25],"designers":[27],"to":[28,53,101],"reduce":[29],"extra":[31],"efforts.":[32],"Instead":[33],"of":[34,66,84,106,144],"modeling":[35],"relationship":[37],"between":[38],"inputs":[40],"and":[41,46,62],"outputs":[42],"directly,":[43],"a":[44,90,96],"divide":[45,54],"conquer":[47],"proposed":[50,100,139],"in":[51,78,110,121,127,137],"[8]":[52],"into":[57],"several":[58],"small":[59],"building":[60],"blocks":[61],"behavior":[65],"block":[68,109],"easily.":[69],"Although":[70],"regression":[72],"efforts":[73],"have":[74],"been":[75],"greatly":[76,149],"alleviated":[77],"this":[79,94],"structure-based":[80,111],"approach,":[81],"preparation":[83],"training":[86,117],"patterns":[87,118],"still":[89,135],"big":[91],"issue.":[92],"In":[93],"work,":[95],"different":[97],"build":[102],"internal":[108],"without":[113],"regression.":[114],"Therefore,":[115],"no":[116],"are":[119],"required":[120],"calibration":[123],"process.":[124],"As":[125],"shown":[126],"experimental":[129],"results,":[130],"accuracy":[133],"kept":[136],"while":[141],"efficiency":[143],"improved.":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}