{"id":"https://openalex.org/W2773870278","doi":"https://doi.org/10.1109/vlsi-soc.2017.8203455","title":"Power-aware and cost-efficient state encoding in non-volatile memory based FPGAs","display_name":"Power-aware and cost-efficient state encoding in non-volatile memory based FPGAs","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2773870278","doi":"https://doi.org/10.1109/vlsi-soc.2017.8203455","mag":"2773870278"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2017.8203455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2017.8203455","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000876494","display_name":"Yuan Xue","orcid":"https://orcid.org/0000-0002-5518-165X"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yuan Xue","raw_affiliation_strings":["University of Delaware, Newark, USA"],"affiliations":[{"raw_affiliation_string":"University of Delaware, Newark, USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022105079","display_name":"Abraham Mcllvaine","orcid":null},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abraham Mcllvaine","raw_affiliation_strings":["University of Delaware, Newark, USA"],"affiliations":[{"raw_affiliation_string":"University of Delaware, Newark, USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016268650","display_name":"Chengmo Yang","orcid":"https://orcid.org/0000-0003-0978-1504"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chengmo Yang","raw_affiliation_strings":["University of Delaware, Newark, USA"],"affiliations":[{"raw_affiliation_string":"University of Delaware, Newark, USA","institution_ids":["https://openalex.org/I86501945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000876494"],"corresponding_institution_ids":["https://openalex.org/I86501945"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53339783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7426677942276001},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7410336136817932},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.6759630441665649},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6308650374412537},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6036092042922974},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.595277726650238},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5401448607444763},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4751831591129303},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45655694603919983},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.449917733669281},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37257254123687744},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3617101311683655},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25819045305252075}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7426677942276001},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7410336136817932},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6759630441665649},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6308650374412537},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6036092042922974},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.595277726650238},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5401448607444763},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4751831591129303},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45655694603919983},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.449917733669281},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37257254123687744},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3617101311683655},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25819045305252075},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2017.8203455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2017.8203455","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1675151442","https://openalex.org/W1988912621","https://openalex.org/W1990773510","https://openalex.org/W2011528043","https://openalex.org/W2017729914","https://openalex.org/W2031539925","https://openalex.org/W2060429446","https://openalex.org/W2083342911","https://openalex.org/W2085743209","https://openalex.org/W2107706338","https://openalex.org/W2135039871","https://openalex.org/W2136333576","https://openalex.org/W2152406824","https://openalex.org/W2263042501","https://openalex.org/W2295783341","https://openalex.org/W2402648086","https://openalex.org/W2479312088","https://openalex.org/W2480186183","https://openalex.org/W2484671507","https://openalex.org/W2564534017","https://openalex.org/W2625680561","https://openalex.org/W4230407199","https://openalex.org/W4234115077","https://openalex.org/W4256119096","https://openalex.org/W6637424592","https://openalex.org/W6647699039","https://openalex.org/W6653294708","https://openalex.org/W6680654256","https://openalex.org/W6713106124","https://openalex.org/W6721379599"],"related_works":["https://openalex.org/W4315697128","https://openalex.org/W4382323155","https://openalex.org/W3205506801","https://openalex.org/W2971502891","https://openalex.org/W3151633427","https://openalex.org/W4287067436","https://openalex.org/W4280599700","https://openalex.org/W4301373716","https://openalex.org/W2783549708","https://openalex.org/W2942190539"],"abstract_inverted_index":{"Non-volatile":[0],"memory":[1],"(NVM)-based":[2],"FPGAs":[3,10],"are":[4,73,85],"expected":[5],"to":[6,11,63,75,101,136],"replace":[7],"traditional":[8],"SRAM-based":[9],"achieve":[12],"higher":[13],"scalability,":[14],"lower":[15],"leakage":[16],"power,":[17],"and":[18,31,82,128,142],"better":[19],"reliability.":[20],"In":[21,91],"NVM-based":[22],"FPGAs,":[23],"dynamic":[24,65],"power":[25,29,66,81],"is":[26,99,134],"the":[27,34],"dominant":[28],"factor,":[30],"flip-flops":[32,40,72,138],"exhibit":[33],"most":[35],"intensive":[36],"switching":[37],"activities.":[38],"While":[39],"can":[41],"be":[42],"implemented":[43],"with":[44,151],"NVM":[45,53],"elements":[46],"such":[47],"as":[48],"Magnetic":[49],"Tunnel":[50],"Junctions":[51],"(MTJ),":[52],"cells":[54],"suffer":[55],"from":[56],"high":[57],"write":[58],"energy,":[59],"making":[60],"it":[61],"necessary":[62],"reduce":[64,102,137,143],"by":[67,88,140,148],"minimizing":[68],"bit":[69,103,146],"flips.":[70],"Furthermore,":[71],"used":[74,139],"implement":[76],"finite":[77],"state":[78,89,96,106,144],"machines,":[79],"whose":[80],"hardware":[83,130],"cost":[84],"largely":[86],"determined":[87],"encoding.":[90],"this":[92],"work,":[93],"a":[94,118,129],"new":[95],"encoding":[97,123,132,154],"algorithm":[98,127],"proposed":[100,114],"flips":[104,147],"during":[105],"transitions":[107],"within":[108],"limited":[109],"number":[110],"of":[111,117],"flip-flops.":[112],"The":[113],"scheme,":[115],"consisting":[116],"transition":[119,145],"graph":[120,124],"model,":[121],"an":[122],"conflict":[125],"removing":[126],"efficient":[131],"algorithm,":[133],"able":[135],"85%":[141],"41.1%":[149],"compared":[150],"existing":[152],"popular":[153],"solutions.":[155]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
