{"id":"https://openalex.org/W2550854960","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753576","title":"Introducing Model-of-Things (MoT) and Model-of-Design (MoD) for simpler and more efficient hardware generators","display_name":"Introducing Model-of-Things (MoT) and Model-of-Design (MoD) for simpler and more efficient hardware generators","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2550854960","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753576","mag":"2550854960"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753576","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753576","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046956677","display_name":"Wolfgang Ecker","orcid":"https://orcid.org/0000-0002-9362-8096"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Wolfgang Ecker","raw_affiliation_strings":["Infineon Technologies AG, Technical University of Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Technical University of Munich, Germany","institution_ids":["https://openalex.org/I137594350","https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013674818","display_name":"Johannes Schreiner","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]},{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Johannes Schreiner","raw_affiliation_strings":["Infineon Technologies AG, Technical University of Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Technical University of Munich, Germany","institution_ids":["https://openalex.org/I137594350","https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5046956677"],"corresponding_institution_ids":["https://openalex.org/I137594350","https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":1.6052,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.83217677,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"2016","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7508288621902466},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7207127809524536},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.689771294593811},{"id":"https://openalex.org/keywords/metamodeling","display_name":"Metamodeling","score":0.6659680604934692},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.6657295823097229},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5800828337669373},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5011348724365234},{"id":"https://openalex.org/keywords/factor","display_name":"Factor (programming language)","score":0.48177406191825867},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47308260202407837},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43604856729507446},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.42264753580093384},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34586089849472046},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3280680179595947},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3277595043182373},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1469908356666565},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11771923303604126},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08924654126167297}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7508288621902466},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7207127809524536},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.689771294593811},{"id":"https://openalex.org/C86610423","wikidata":"https://www.wikidata.org/wiki/Q1925081","display_name":"Metamodeling","level":2,"score":0.6659680604934692},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.6657295823097229},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5800828337669373},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5011348724365234},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.48177406191825867},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47308260202407837},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43604856729507446},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.42264753580093384},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34586089849472046},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3280680179595947},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3277595043182373},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1469908356666565},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11771923303604126},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08924654126167297},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753576","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753576","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"mag:3160819793","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=201602282727397156","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1483234693","https://openalex.org/W1487672899","https://openalex.org/W1983394510","https://openalex.org/W2051315183","https://openalex.org/W2151415616","https://openalex.org/W2169180789","https://openalex.org/W2170909854","https://openalex.org/W2293996832","https://openalex.org/W4243931767","https://openalex.org/W6629030970"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2027972911","https://openalex.org/W2146343568","https://openalex.org/W2013643406","https://openalex.org/W2080167534","https://openalex.org/W2157978810","https://openalex.org/W2597809628"],"abstract_inverted_index":{"Several":[0],"leading":[1],"research":[2],"groups":[3],"name":[4],"hardware":[5,49],"generation":[6,18,50],"as":[7],"the":[8,29,48],"next":[9],"disruptive":[10],"productivity":[11],"improvement":[12],"after":[13],"IP-reuse.":[14],"Metamodeling":[15],"and":[16],"code":[17,37],"have":[19],"already":[20],"demonstrated":[21],"a":[22,25,34,41],"speedup":[23],"by":[24,40],"factor":[26,42],"3\u00d7":[27,44],"for":[28],"complete":[30],"implementation":[31],"phase":[32],"of":[33,43],"chip.":[35],"Furthermore,":[36],"size":[38],"reduction":[39],"was":[45],"achieved":[46],"with":[47],"language":[51],"(HGL)":[52],"Chisel.":[53]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}