{"id":"https://openalex.org/W2552406889","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753575","title":"Multi-function logic synthesis of silicon and beyond-silicon ultra-low power pass-gates circuits","display_name":"Multi-function logic synthesis of silicon and beyond-silicon ultra-low power pass-gates circuits","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2552406889","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753575","mag":"2552406889"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753575","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753575","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://iris.polito.it/bitstream/11583/2665804/1/vlsisoc2016_multi.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044448893","display_name":"Valerio Tenace","orcid":"https://orcid.org/0000-0001-7339-6913"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Valerio Tenace","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034581393","display_name":"Andrea Calimera","orcid":"https://orcid.org/0000-0001-5881-3811"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andrea Calimera","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Enrico Macii","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024891882","display_name":"Massimo Poncino","orcid":"https://orcid.org/0000-0002-1369-9688"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Massimo Poncino","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044448893"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3733,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6747483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"168","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.639624834060669},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6267218589782715},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6097853779792786},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6082366704940796},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5753344893455505},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5700646638870239},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.566130518913269},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5227092504501343},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44975584745407104},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.4372609257698059},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4326798915863037},{"id":"https://openalex.org/keywords/functional-decomposition","display_name":"Functional decomposition","score":0.42651286721229553},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3381742537021637},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.284682035446167},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2541494071483612},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24528765678405762},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22372320294380188}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.639624834060669},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6267218589782715},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6097853779792786},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6082366704940796},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5753344893455505},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5700646638870239},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.566130518913269},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5227092504501343},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44975584745407104},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.4372609257698059},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4326798915863037},{"id":"https://openalex.org/C12145135","wikidata":"https://www.wikidata.org/wiki/Q5215396","display_name":"Functional decomposition","level":2,"score":0.42651286721229553},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3381742537021637},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.284682035446167},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2541494071483612},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24528765678405762},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22372320294380188},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753575","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753575","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2665804","is_oa":true,"landing_page_url":"http://porto.polito.it/2665804/","pdf_url":"https://iris.polito.it/bitstream/11583/2665804/1/vlsisoc2016_multi.pdf","source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:porto.polito.it:2665804","is_oa":true,"landing_page_url":"http://porto.polito.it/2665804/","pdf_url":"https://iris.polito.it/bitstream/11583/2665804/1/vlsisoc2016_multi.pdf","source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2552406889.pdf","grobid_xml":"https://content.openalex.org/works/W2552406889.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W1496641256","https://openalex.org/W1603454388","https://openalex.org/W2055215434","https://openalex.org/W2055778295","https://openalex.org/W2062762598","https://openalex.org/W2068849277","https://openalex.org/W2079270311","https://openalex.org/W2098466527","https://openalex.org/W2105946429","https://openalex.org/W2129042422","https://openalex.org/W2141849037","https://openalex.org/W2148047679","https://openalex.org/W2152216926","https://openalex.org/W2166755998","https://openalex.org/W2189662099","https://openalex.org/W4231048915","https://openalex.org/W6629585307","https://openalex.org/W6681639438"],"related_works":["https://openalex.org/W2988242922","https://openalex.org/W2017528947","https://openalex.org/W2965791759","https://openalex.org/W1997869119","https://openalex.org/W2021357106","https://openalex.org/W2789662562","https://openalex.org/W2604870890","https://openalex.org/W2373127312","https://openalex.org/W2122984966","https://openalex.org/W2108907112"],"abstract_inverted_index":{"Pass-gates":[0],"logic":[1,37,60,124],"is":[2,38],"known":[3],"to":[4],"be":[5],"intrinsically":[6],"more":[7,95],"energy":[8],"efficient":[9,89],"than":[10,143],"static":[11],"CMOS.":[12],"This":[13],"feature":[14],"attracted":[15],"the":[16,20,51,72,98,128],"research":[17],"interest":[18],"over":[19],"years":[21],"and":[22,77,103,120,135,141],"many":[23],"working":[24],"implementations":[25],"have":[26,33],"been":[27],"demonstrated.":[28],"Recent":[29],"works,":[30],"in":[31,133],"particular,":[32],"shown":[34],"that":[35,85,123],"pass-gates":[36,59],"well":[39],"suited":[40],"for":[41],"ultra-low":[42],"power":[43,139],"adiabatic":[44],"circuits":[45,61,125,144],"mapped":[46],"on":[47,115,151],"emerging":[48],"technologies.":[49],"Despite":[50],"progress":[52],"made,":[53],"several":[54],"design":[55],"issues":[56],"still":[57],"prevent":[58],"reaching":[62],"large":[63],"scale":[64],"integration.":[65],"In":[66],"this":[67],"work":[68],"we":[69],"deal":[70],"with":[71,127],"lack":[73],"of":[74],"synthesis":[75,148],"tools":[76],"methodologies.":[78],"We":[79],"propose":[80],"a":[81,94],"multi-function":[82],"decomposition":[83],"engine":[84],"yields":[86],"(i)":[87],"an":[88,105],"abstract":[90],"circuit":[91],"modeling":[92],"through":[93,146],"compact":[96],"data-structure,":[97],"Multi-Function":[99],"Pass":[100],"Diagram":[101],"(MFPD)":[102],"(ii)":[104],"effective":[106],"multi-gate":[107],"area/delay-driven":[108],"low-power":[109],"synthesis&optimization":[110],"flow.":[111],"Simulation":[112],"results":[113],"conducted":[114],"different":[116],"technologies,":[117],"i.e.,":[118],"silicon":[119],"graphene,":[121],"demonstrate":[122],"synthesized":[126],"proposed":[129],"tool":[130],"are":[131],"smaller":[132],"size":[134],"depth,":[136],"hence":[137],"less":[138],"consuming":[140],"faster":[142],"obtained":[145],"conventional":[147],"flows":[149],"based":[150],"Binary":[152],"Decision":[153],"Diagrams.":[154]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}