{"id":"https://openalex.org/W2554218635","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753567","title":"XbarGen: A memristor based boolean logic synthesis tool","display_name":"XbarGen: A memristor based boolean logic synthesis tool","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2554218635","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753567","mag":"2554218635"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753567","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753567","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-03094562","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082995771","display_name":"Marcello Traiola","orcid":"https://orcid.org/0000-0003-1484-5162"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Marcello Traiola","raw_affiliation_strings":["DIETI, University of Naples Federico II, Naples, Italy"],"affiliations":[{"raw_affiliation_string":"DIETI, University of Naples Federico II, Naples, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040622270","display_name":"Mario Barbareschi","orcid":"https://orcid.org/0000-0002-1417-6328"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario Barbareschi","raw_affiliation_strings":["DIETI, University of Naples Federico II, Naples, Italy"],"affiliations":[{"raw_affiliation_string":"DIETI, University of Naples Federico II, Naples, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088599156","display_name":"Antonino Mazzeo","orcid":"https://orcid.org/0000-0002-4404-7738"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonino Mazzeo","raw_affiliation_strings":["DIETI, University of Naples Federico II, Naples, Italy"],"affiliations":[{"raw_affiliation_string":"DIETI, University of Naples Federico II, Naples, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074986688","display_name":"Alberto Bosio","orcid":"https://orcid.org/0000-0001-6116-7339"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alberto Bosio","raw_affiliation_strings":["LIRMM, Universit\u00e9 Montpellier, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM, Universit\u00e9 Montpellier, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082995771"],"corresponding_institution_ids":["https://openalex.org/I71267560"],"apc_list":null,"apc_paid":null,"fwci":1.75474217,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.88420847,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"12","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8431828022003174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6984363198280334},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.6915597915649414},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6670870780944824},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.588222861289978},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5820811986923218},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5753575563430786},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5059534907341003},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5036084055900574},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.484928160905838},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.4712260961532593},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4323243498802185},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.39452487230300903},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37512218952178955},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34761863946914673},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2228492796421051},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16324812173843384}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8431828022003174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6984363198280334},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.6915597915649414},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6670870780944824},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.588222861289978},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5820811986923218},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5753575563430786},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5059534907341003},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5036084055900574},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.484928160905838},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.4712260961532593},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4323243498802185},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.39452487230300903},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37512218952178955},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34761863946914673},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2228492796421051},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16324812173843384},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753567","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753567","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03094562v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03094562","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Sep 2016, Tallinn, Estonia. ⟨10.1109/VLSI-SoC.2016.7753567⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03094562v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03094562","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Sep 2016, Tallinn, Estonia. ⟨10.1109/VLSI-SoC.2016.7753567⟩","raw_type":"Conference papers"},"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2018774711","https://openalex.org/W2065690384","https://openalex.org/W2074357625","https://openalex.org/W2084379018","https://openalex.org/W2090413838","https://openalex.org/W2107969613","https://openalex.org/W2130494464","https://openalex.org/W2130688260","https://openalex.org/W2162651880","https://openalex.org/W2216132385","https://openalex.org/W2323986115","https://openalex.org/W2546945562","https://openalex.org/W4252006073","https://openalex.org/W4254901135"],"related_works":["https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W2005875039","https://openalex.org/W2015477599","https://openalex.org/W2144085790","https://openalex.org/W2548135880","https://openalex.org/W3177379469","https://openalex.org/W2516929886","https://openalex.org/W4253441086","https://openalex.org/W1552215787"],"abstract_inverted_index":{"International":[0],"audience":[1]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}