{"id":"https://openalex.org/W2552130641","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753564","title":"Logic design with unipolar memristors","display_name":"Logic design with unipolar memristors","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2552130641","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753564","mag":"2552130641"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047884682","display_name":"Elad Amrani","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Elad Amrani","raw_affiliation_strings":["Andrew & Erna Viterbi Faculty of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Andrew & Erna Viterbi Faculty of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021842147","display_name":"Avishay Drori","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Avishay Drori","raw_affiliation_strings":["Andrew & Erna Viterbi Faculty of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Andrew & Erna Viterbi Faculty of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014138496","display_name":"Shahar Kvatinsky","orcid":"https://orcid.org/0000-0001-7277-7271"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shahar Kvatinsky","raw_affiliation_strings":["Andrew & Erna Viterbi Faculty of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Andrew & Erna Viterbi Faculty of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047884682"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":1.2863,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82808384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"99","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12236","display_name":"Photoreceptor and optogenetics research","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9100850224494934},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6436917781829834},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6266002655029297},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.623781144618988},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5641955733299255},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5204198956489563},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.475314199924469},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42831140756607056},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3939276933670044},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2781355679035187},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19054847955703735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1790015697479248},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15600064396858215},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.12300056219100952}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9100850224494934},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6436917781829834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6266002655029297},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.623781144618988},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5641955733299255},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5204198956489563},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.475314199924469},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42831140756607056},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3939276933670044},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2781355679035187},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19054847955703735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1790015697479248},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15600064396858215},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.12300056219100952}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1480340482","https://openalex.org/W1487771710","https://openalex.org/W1496841426","https://openalex.org/W1514240988","https://openalex.org/W1525966453","https://openalex.org/W1577667304","https://openalex.org/W1588039060","https://openalex.org/W1594747897","https://openalex.org/W1760941220","https://openalex.org/W1847342715","https://openalex.org/W1969963055","https://openalex.org/W2004782555","https://openalex.org/W2008901850","https://openalex.org/W2025674646","https://openalex.org/W2030834420","https://openalex.org/W2045197688","https://openalex.org/W2056839951","https://openalex.org/W2066280488","https://openalex.org/W2074357625","https://openalex.org/W2081729575","https://openalex.org/W2099410455","https://openalex.org/W2162651880","https://openalex.org/W2163031927","https://openalex.org/W2171956063","https://openalex.org/W2213533002","https://openalex.org/W2258880288","https://openalex.org/W2261027513","https://openalex.org/W2266829999","https://openalex.org/W2281429589","https://openalex.org/W2290083727","https://openalex.org/W2297368792","https://openalex.org/W2407339173","https://openalex.org/W2408802181","https://openalex.org/W2466696518","https://openalex.org/W2526202524","https://openalex.org/W2567153748","https://openalex.org/W2567682370","https://openalex.org/W2587780819","https://openalex.org/W2753378455","https://openalex.org/W2770664209"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2121963733","https://openalex.org/W2066280488","https://openalex.org/W2356714888","https://openalex.org/W2125567818","https://openalex.org/W1827076955","https://openalex.org/W2136656113","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Memristors":[0],"are":[1],"novel":[2],"devices":[3],"that":[4,71],"could":[5,75],"naturally":[6],"be":[7,76],"designed":[8],"as":[9],"memory":[10,101],"elements.":[11],"Recently,":[12],"several":[13],"methods":[14],"of":[15,29,54,86,93],"designing":[16],"memristors":[17,44],"for":[18,39],"logic":[19,41,50,62,73,88],"operations":[20],"have":[21],"been":[22],"proposed.":[23],"These":[24],"methods,":[25],"mostly,":[26],"make":[27],"use":[28],"bipolar":[30],"memristors.":[31],"In":[32],"this":[33],"paper,":[34],"we":[35],"propose":[36],"a":[37],"method":[38],"performing":[40,87],"with":[42],"unipolar":[43,94],"based":[45],"on":[46],"OR":[47],"and":[48,66],"NOT":[49],"gates.":[51],"An":[52],"integration":[53],"the":[55,84],"basic":[56],"building":[57],"blocks":[58],"into":[59],"more":[60],"complicated":[61],"functions":[63],"is":[64],"described":[65],"demonstrated.":[67],"Our":[68],"results":[69],"indicate":[70],"any":[72],"function":[74],"performed":[77],"using":[78],"an":[79],"external":[80],"controller.":[81],"Thus,":[82],"adding":[83],"capability":[85],"computations":[89],"to":[90,99],"numerous":[91],"types":[92],"memristive":[95],"materials":[96],"in":[97],"addition":[98],"their":[100],"capability.":[102]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}